



Single-chip built-in FET type Switching Regulator Series

High-Accuracy Frequency Flexible Step-down **Switching Regulator**





BD9006F/HFP, BD9007F/HFP

Overview

The high-accuracy frequency flexible step-down switching regulator is a switching regulator with built-in POWER MOS FET, which withstands high pressure. The operational frequency is freely configurable with external resistance. It features a wide input voltage range (7V~35V) and a high frequency accuracy of ±5% (BD9006F/HFP, f=200~500kHz). Furthermore, an external synchronization input pin enables synchronous operation with external clock.

Features

- 1) Minimal external components
- 2) Wide input voltage range: 7V~35V
- 3) Frequency voltage accuracy: \pm 5%(BD9006F/HFP, f=200 \sim 500kHz)
 - \pm 20%(BD9007F/HFP)
- 4) Built-in P-ch POWER MOS FET
- Output voltage setting enabled with external resistor: 0.8V∼VIN
- 6) Reference voltage accuracy: 0.8V±2%
- 7) Wide operating temperature range: $-40^{\circ}\text{C} \sim +105^{\circ}\text{C}$
- 8) Low dropout: 100% ON duty cycle
- 9) Standby mode supply current: 0μA (Typ.)
- 10) Oscillation frequency variable with external resistor: 50∼500kHz
- 11) External synchronization enabled
- 12) Soft start function: soft start time fixed to 5ms (Typ.)
- 13) Built-in overcurrent protection circuit
- 14) Built-in thermal shutdown protection circuit
- 15) High-power HRP7 package mounted (BD9006HFP,BD9007HFP) Compact SOP8 package mounted (BD9006F,BD9007F)

Applications

All fields of industrial equipment, such as Flat TV, printer, DVD, car audio, car navigation, and communication such as ETC, AV, and OA.

●Product lineup

oddot iniodp						
Item	BD9006F/HFP	BD9007F/HFP				
Output Current	2A	2A				
Input Range	7V∼35V	7V∼35V				
Oscillation Frequency Range	50∼500kHz	50∼500kHz				
Oscillation Frequency Accuracy	±5%	±20%				
External Synchronous Function	Provided	Provided				
Standby Function	Provided	Provided				
Operating Temperature	-40°C∼+105°C	-40°C∼+105°C				
Package	SOP8/HRP7	SOP8/HRP7				

● Absolute Maximum Ratings (Ta=25°C)

Parameter		Symbol	Limits	Unit
Power Supply Voltage	Supply Voltage V		36	V
Output Switch Pin Voltage	9	Vsw	Vin	V
Output Switch Current		Isw	2 *1	Α
EN/SYNC Pin Voltage		VEN/SYNC	VIN	V
RT, FB, INV Pin Voltage		VRT,VFB,VINV	7	V
Dower Dissination	HRP7	Dd	5.5 * ²	W
Power Dissipation	SOP8	Pd	0.69 *3	W
Operating Temperature R	ange	Topr	-40~+105	$^{\circ}$ C
Storage Temperature Range		Tstg	-55~+150	$^{\circ}$ C
Maximum Junction Tempo	erature	Tjmax	150	$^{\circ}$ C

Recommended Operating Range

Parameter	BD9006F/HFP	BD9007F/HFP	Unit
Operating Power Supply Voltage	7∼35	7∼35	V
Output Switch Current	~2	~2	Α
Output Voltage (min pulse width)	250	250	ns
Oscillation Frequency	50~500	50~500	kHz
Oscillation Frequency set Resistance	27~360	27~360	kΩ

●Possible Operating Range

1 0 0			
Parameter	BD9006F/HFP	BD9007F/HFP	Unit
Operating Power Supply Voltage	5∼35	5~35	V

^{*1} Should not exceed Pd-value.

*2 Reduce by 44mW/C over 25°C,when mounted on 2-layerPCB of 70×70×1.6mm³
(PCB incorporates thermal via. Copper foil area on the reverse side of PCB: 10.5×10.5mm²
Copper foil area on the reverse side of PCB: 70×70mm²

*3 Reduce by 5.52mW/C over 25°C,when mounted on 2-layer PCB of 70×70×1.8mm³

Electrical Characteristics

○BD9006F/HFP (Unless otherwise specified, Ta=25°C, VIN=13.2V, VEN/SYNC=5V)

Parameter	Symbol	9	Spec Value	S	Unit	Conditions
Farameter	Symbol	Min.	Typ.	Max.	Ullit	
Standby Circuit Current	Isтв	=	0	10	μΑ	VEN/SYNC=0V
Circuit Current	IQ	-	4	6.5	mA	IO=0A,RT=51k Ω ,VINV=0.7V
[SW Block]						
POWER MOS FET ON Resistance	Ron	-	0.3	0.6	Ω	Isw=50mA
Operating Output Current Of Overcurrent Protection	IOLIMIT	2	4	-	Α	
Output Leak Current	IOLEAK	-	0	30	μΑ	VIN=35V, VEN/SYNC=0V
[Error Amp Block]						
Reference Voltage 1	VREF1	0.784	0.800	0.816	V	VFB=VINV
Reference Voltage 2	VREF2	0.780	0.800	0.820	V	VIN=10~16V,VFB=VINV
Reference Voltage Input Regulation	ΔV REF	-	0.5	-	%	
Input Bias Current	IB	-1	-	-	μΑ	VINV=0.6V
Maximum FB Voltage	VFBH	2.2	2.4	-	V	VINV=0V
Minimum FB Voltage	VFBL	-	0.5	0.6	V	VINV=2V
FB Sink Current	IFBSINK	-0.47	-1.16	-2.45	mA	VFB=1V,VINV=1V
FB Source Current	IFBSOURCE	1	5	15	mA	VFB=1V,VINV=0.6V
Soft Start Time	Tss	3	5	9	mS	Ta=-40∼105°C
[Oscillator Block]						
Oscillation Frequency	Fosc	285	300	315	kHz	Rτ=51kΩ
Frequency Input Regulation	∆Fosc	_	0.5	-	%	VIN=10~16V
[Enable/Sync Input Block]						
Output ON Voltage	VENON	2.6	-	-	V	VEN/SYNC Sweep Up, Ta=-40~105°C
Output OFF Voltage	VENOFF	-	-	0.8	V	VEN/SYNC Sweep Down, Ta=-40~105℃
Sink Current	IEN/SYNC	-	35	90	μΑ	
External Sync Frequency	FSYNC	495	500	505	kHz	RT=51k Ω , EN/SYNC=500kHz,Duty 50%

^{*}Not designed to be radiation resistant.

©BD9007F/HFP (Unless otherwise specified, Ta=25°C, VIN=13.2V, VEN/SYNC=5V)

Spec Values

Parameter	Symbol	5	Spec Value	S	Unit	Conditions
Farameter	Symbol	Min.	Typ.	Max.	Offic	Conditions
Standby Circuit Current	ISTB	-	0	10	μΑ	VEN/SYNC=0V
Circuit Current	IQ	-	4	6.5	mA	IO=0A,RT=51k Ω ,Vinv=0.7V
[SW Block]						
POWER MOS FET ON Resistance	Ron	-	0.3	0.6	Ω	Isw=50mA
Operating Output Current Of Overcurrent Protection	IOLIMIT	2	4	-	Α	
Output Leak Current	IOLEAK	-	0	30	μΑ	VIN=35V, VEN/SYNC=0V
[Error Amp Block]						
Reference Voltage 1	VREF1	0.784	0.800	0.816	V	VFB=VINV
Reference Voltage 2	VREF2	0.780	0.800	0.820	V	VIN=10~16V,VFB=VINV
Reference Voltage Input Regulation	ΔV REF	-	0.5	-	%	
Input Bias Current	IB	-1	-	-	μΑ	VINV=0.6V
Maximum FB Voltage	VFBH	2.2	2.4	-	V	VINV=0V
Minimum FB Voltage	VFBL	-	0.5	0.6	V	VINV=2V
FB Sink Current	IFBSINK	-0.47	-1.16	-2.45	mA	VFB=1V,VINV=1V
FB Source Current	IFBSOURCE	1	5	15	mA	VFB=1V,VINV=0.6V
Soft Start Time	Tss	3	5	9	mS	Ta=-40∼105°C
[Oscillator Block]						
Oscillation Frequency	Fosc	240	300	360	kHz	Rτ=51kΩ
Frequency Input Regulation	∆Fosc	-	0.5	-	%	VIN=10~16V
[Enable/Sync Input Block]						
Output ON Voltage	VENON	2.6	-	-	V	VEN/SYNC Sweep Up, Ta=-40~105°C
Output OFF Voltage	VENOFF	-	-	0.8	V	VEN/SYNC Sweep Down, Ta=-40~105°C
Sink Current	IEN/SYNC	-	35	90	μΑ	
External Sync Frequency	FSYNC	495	500	505	kHz	RT=51k Ω , EN/SYNC=500kHz,Duty 50%

^{*}Not designed to be radiation resistant.

Reference Data




Fig.1 Output reference voltage vs. Ambient temperature (All series)




Fig.2 Frequency vs. Ambient temperature (All series)




Fig.3 Frequency vs. Ambient temperature (All series)




Fig.4 Frequency vs. Ambient temperature (All series)




Fig.5 Frequency vs. Ambient temperature (All series)




Fig.6 Standby Current (All series)




Fig.7 Circuit Current (All series)




Fig.8 EN/SYNC Input Current (All series)




Fig.9 ON Resistance VIN=7V (All series)




Fig.10 ON Resistance VIN=13.2V (All series)




Fig.11 ON Resistance VIN=35V (All series)




Fig.12 Efficiency f=100kHz (All series)




Fig.13 Efficiency f=300kHz (All series)




Fig.14 Efficiency f=500kHz (All series)




Fig.15 Over-current Protection Operation Current (All series)




Fig.16 The lowest voltage of possible operation (All series)




Fig.17 The lowest voltage of possible operation (All series)




Fig.18 The lowest voltage of possible operation (All series)

$\bullet \mbox{Block Diagrams}$ / Application circuit / PIN assignment

(BD9006F/BD9007F)

(BD9006HFP/BD9007HFP)




Fig.19




Fig.20

No.	Pin name	Function
1	PVIN	Power system power supply input
2	SW	Output
3	FB	Error Amp output
4	INV	Output voltage feedback
5	EN/SYNC	Enable/Synchronizing pulse input
6	RT	Frequency setting resistor connection
7	GND	Ground
8	VIN	Power supply input

* VIN and	PVIN must	be shorted	before use

No.	Pin name	Function
1	VIN	Power supply input
2	SW	Output
3	FB	Error Amp output
4	GND	Ground
5	INV	Output voltage feedback
6	RT	Frequency setting resistor connection
7	EN/SYNC	Enable/Synchronizing pulse input
FIN	-	Ground

Description of operations

· ERROR AMP

The ERROR AMP block is an error amplifier used to input the reference voltage (0.8V Typ.) and the INV pin voltage. The output FB pin controls the switching duty and output voltage Vo. These INV and FB pins are externally mounted to facilitate phase compensation. Inserting a capacitor and resistor between these pins enables adjustment of phase margin. (Refer to recommended examples on pages 11~13.)

· SOFT START

The SOFT START block provides a function to prevent the overshoot of the output voltage Vo through gradually increasing the normal rotation input of the error amplifier when power supply turns ON to gradually increase the switching Duty. The soft start time is set to 5msec (Typ.).

· SYNC

By making the "EN/SYNC" terminal less than 0.8V, the circuit can be shut down.

Furthermore, by applying pulse with higher frequency than the configured oscillation frequency to the "EN/SYNC" terminal, external sync is possible. (Sync possible with double the configured frequency-configured frequency or 500kHz)

· OSC(Oscillator)

This circuit generates the pulse wave to be input to the slope, and by connecting resistance to "RT", 50~500kHz oscillating frequency can be configured. (Refer to p.11 Fig.24)

· slope

This block generates saw tooth waves from the clock generated by the OSC. The generated saw tooth waves are sent to PWM COMPARATOR.

PWM COMPARATOR

The PWM COMPARATOR block is a comparator to make comparison between the FB pin and internal saw tooth wave and output a switching pulse.

The switching pulse duty varies with the FB value. (min Duty width: 250ns.)

· TSD (Thermal Shut Down)

In order to prevent thermal destruction/thermal runaway of the IC, the TSD block will turn OFF the output when the chip temperature reaches approximately 150°C or more. When the chip temperature falls to a specified level, the output will be reset. However, since the TSD is designed to protect the IC, the chip junction temperature should be provided with the thermal shutdown detection temperature of less than approximately.150°C.

CURRENT LIMIT

While the output POWER P-ch MOS FET is ON, if the voltage between drain and source (ON resistance × load current) exceeds the reference voltage internally set with the IC, this block will turn OFF the output to latch. The overcurrent protection detection values have been set as shown below:

BD9006F/HFP, BD9007F/HFP • • • 4A (Typ.)

Furthermore, since this overcurrent protection is an automatically reset, after the output is turned OFF and latched, the latch will be reset with the RESET signal output by each oscillation frequency.

However, this protection circuit is only effective in preventing destruction from sudden accident. It does not support for the continuous operation of the protection circuit (e.g. if a load, which significantly exceeds the output current capacitance, is normally connected). Furthermore, since the overcurrent protection detection value has negative temperature characteristics, consider thermal design.

Timing Chart

(All series)

· Basic Operation




Fig.21


External synchronizing function

In order to activate the external synchronizing function, connect the frequency setting resistor to the RT pin and then input a synchronizing signal to the EN/SYNC pin. As the synchronizing signal, input a pulse wave higher than a frequency determined with the setting resistor (RT).

However, the external sync frequency should be configured at less than double the configured frequency.

(ex.) When the configured frequency is 100kHz, the external sync frequency should be less than 200kHz.

Furthermore, the pulse wave's LOW voltage should be under 0.8V and the HIGH voltage over 2.6V (when the HIGH voltage is over 6V the EN/SYNC input current increases [see p.4 Fig.8]), the through rate of stand-up (and stand-down) under 20V/ μ S.



Description of external components




Fig.23

Design Procedure	Sample Calculations
	·
Vo=Output voltage, Vin (Max.)=Maximum input voltage Io (Max.)=Maximum load current, f=Oscillation frequency	When Vo=3.3V, Vin (Typ.)=13.2V lo(Max.)=1A and f=300kHz
Setting or output voltage Output voltage can be obtained by the formula shown below:	When Vo=3.3V and R2=15k Ω
Vo=0.8×(1+R1/R2)	3.3=0.8×(1+R1/15kΩ) R1=46.875kΩ≒47kΩ
Use the formula to select the R1 and R2. Furthermore, set the R2 to $30 k\Omega$ or less. Select the current passing through the R1 and R2 to be small enough for the output current.	<u>R1=47kΩ</u>
Selection of coil (L1) The value of the coil can be obtained by the formula shown below:	When V _{IN} =13.2V, Vo=3.3V, Io=1A and f=300kHz, L1=(13.2-3.3)×3.3/{13.2×300k×(1×0.3)} =27.5μH≒33μH
L1=(VIN-Vo) \times Vo / (VIN \times f \times Δ Io) Δ Io: Output ripple current Δ Io should typically be approximately 20 to 30% of Io.	
If this coil is not set to the optimum value, normal (continuous) Oscillation may not be achieved. Furthermore, set the value of the coil with an adequate margin so that the peak current passing through the coil will not exceed the rated current of the coil.	
3. Selection of output capacitor (Co) The output capacitor can be determined according to the output ripple voltage $\Delta Vo(p-p)$ required. Obtain the required ESR value by the formula shown below and then select the capacitance. $\Delta IL = (VIN-Vo) \times Vo/(L \times f \times VIN)$ $\Delta Vpp = \Delta IL \times ESR + (\Delta IL \times Vo)/(2 \times Co \times f \times VIN)$	VIN=13.2V, Vo=3.3V, L=33μH, f=300kHz ΔIL=(13.2-3.3) × 3.3/(33 × 10 ⁻⁶ × 300 × 10 ³ × 13.2) =0.25 ΔIL=0.25A
Set the rating of the capacitor with an adequate margin to the output voltage. Also, set the maximum allowable ripple current with an adequate margin to ΔIL . Furthermore, the output rise time should be shorter than the soft start time. Select the output capacitor having a value smaller than that obtained by the formula shown below.	
$C_{MAX} = \frac{3.0m \times (I_{LIMIT}-lo(Max))}{V_{O}}$	CMAX =3.0m × (2-1)/3.3 ≒910μ
ILIMIT: 2A (BD9006F/HFP, BD9007F/HFP) If this capacitances is not optimum, faulty startup may result.	<u>Смах=910µF</u>
(%3.0m is soft start time(min).)	

Design Method	Sample Calculations
4. Selection of diode (D1) Set diode rating with an adequate margin to the maximum load current. Also, make setting of the rated inverse voltage with an adequate margin to the maximum input voltage. A diode with a low forward voltage and short reverse recovery time will provide high efficiency.	When VIN(max.)=35V Io=(max.)2A Diode ratings must include: Current over 2A Withstand minimum 35V
5. Selection of input capacitor (CIN, C28) Two capacitors, ceramic capacitor CIN and bypass capacitor C28 should be inserted between the VIN and GND. Be sure to insert a ceramic capacitor of 2 to 10µF for the CIN. The capacitor C28 should have a low ESR and a significantly large ripple current. The ripple current IRMs can be obtained by the following formula: IRMS=Io×√ Vo×(VIN-Vo)/VIN²	When V _{IN} =13.2V, V ₀ =3.3V and I ₀ =1A: I _{RMS} =1×√ 3.3×(13.2-3.3)/(13.2) ² I _{RMS} =0.433A
Select capacitors that can accept this ripple current. If the capacitance of CIN and C28 is not optimum, the IC may malfunction. 6. Setting of oscillating frequency Referring Fig.24 on the following page, select R for the oscillating frequency to be used.	When f=300kHz From p.11 Fig.24, a resistance of RT=51k Ω is selected. RT=51k Ω
7. Setting of phase compensation (R3 and C1) The phase margin can be set through inserting a capacitor or a capacitor and resistor between the INV pin and the FB pin. Each set value varies with the output coil, capacitance, I/O voltage, and load. Therefore, set the phase compensation to the optimum value according to these conditions. (For details, refer to Application circuit on page.11~) If this setting is not optimum, output oscillation may result.	

*The set values listed above are all reference values. On the actual mounting of the IC, the characteristics may vary with the routing of wirings and the types of parts in use. In the connection, it is recommended to thoroughly verify these values on the actual system prior to use.

Directions for pattern layout of PCB





Fig.24

- ① Arrange the wirings shown by heavy lines as short as possible in a broad pattern.
- ② Locate the input ceramic capacitor C_{IN} as close to the V_{IN}-GND pin as possible.
- 3 Locate the R_T as close to the GND pin as possible.
- 4 Locate the R1 and R2 as close to the INV pin as possible, and provide the shortest wiring from the R1 and R2 to the INV pin.
- 5 Locate the R1 and R2 as far away from the L1 as possible.
- ⑤ Separate POWER GND (Schottky diode, I/O capacitor's GND) and SIGNAL GND (RT, GND), so that SW noise doesn't have an effect on SIGNAL GND at all.
- ① Design the POWER wire line as wide and short as possible.
- 8 Additional pattern for C2 and C3 expand compensation flexibility.






Fig.25 BD9006F Reference Layout Pattern

Fig.26 BD9006HFP Reference Layout Pattern

As shown above ,design the GND pattern as large as possible within inner layer.

Gray zones indicate GND.

As shown above ,design the GND pattern as large as possible within inner layer.

Gray zones indicate GND.

As shown above ,design the GND pattern as large as possible within inner layer.

As shown above ,design the GND pattern as large as possible within inner layer.

As shown above ,design the GND pattern as large as possible within inner layer.

As shown above ,design the GND pattern as large as possible within inner layer.


As shown above ,design the GND pattern as large as possible within inner layer.

As shown above ,design the GND pattern as large as possible within inner layer.

As shown as shown as large as possible within inner layer.

As shown as shown as large as possible within inner layer.

As shown as large as lar



RT[kΩ]	fosc[kHz]	RT[kΩ]	fosc[kHz]
27	537	100	160
30	489	110	146
33	449	120	134
36	415	130	124
39	386	150	108
43	353	160	102
47	324	180	91
51	300	200	82
56	275	220	75
62	250	240	69
68	229	270	61
75	209	300	55
82	192	330	50
91	174	360	46

Fig.27 R_T Resistance Values vs. Oscillating Frequency

%The values in the graph for oscillating frequency are Typical values, and variance of $\pm 5\%$ for BD9006F/HFP and $\pm 20\%$ for BD9007F/HFP should be considered.

Phase Compensation setting procedure

1. Application stability conditions

The following section describes the stability conditions of the negative feedback system.

Since the DC/DC converter application is sampled according to the switching frequency, GBW (frequency at 0-dB gain) of the overall system should be set to 1/10 or less of the switching frequency. The following section summarizes the targeted characteristics of this application.


- At a 1 (0-dB) gain, the phase delay is 150° or less (i.e. the phase margin is 30° or more).
- The GBW for this occasion is 1/10 or less of the switching frequency.


Responsiveness is determined with restrictions on the GBW. To improve responsiveness, higher switching frequency should be provided.

Replace a secondary phase delay (-180°) with a secondary phase lead by inserting two-phase leads, to ensure the stability through the phase compensation. Furthermore, the GBW (i.e., frequency at 0-dB gain) is determined according to phase compensation capacitance provided for the error amplifier. Consequently, in order to reduce the GBW, increase the capacitance value.

(1) Typical integrator (low pass filter)

(2) Open loop characteristics of integrator





Point (a) fa=
$$\frac{1}{2\pi RCA}$$
 [Hz]


Point (b) fb=GBW=
$$\frac{1}{2\pi RC}$$
 [Hz]

ror amplifier is provided with (1) or (2) phase compensation, the low pass filter is applied. In the case of the DC/DC lication, the R becomes a parallel resistance of the feedback resistance.

2. For output capacitors having high ESR, such as electrolyte capacitor

For output capacitors that have high ESR (i.e., several Ω), the phase compensation setting procedure becomes comparatively simple. Since the DC/DC converter application has a LC resonant circuit attached to the output, a -180° phase-delay occurs in that area. If ESR component is present, however a +90° phase-lead occurs to shift the phase delay to -90°. Since the phase delay should be set within 150°, it is a very effective method but tends to increase the ripple component of the output voltage.


(1) LC resonant circuit



fr =
$$\frac{1}{2\pi\sqrt{1C}}$$
 [Hz

At this resonance point, a-180° phase-delay occurs.

(2) With ESR provided




$$fr = \frac{1}{2\pi\sqrt{LC}}$$
 [Hz]: Resonance
$$fesr = \frac{1}{2\pi ResrC}$$
 [Hz]: Phase lead

A -90° phase-delay occurs.


According to changes in phase characteristics, due to the ESR, only one phase lead should be inserted. For this phase lead, select either of the methods shows below:

(3) Insert Feedback Resistance in the C.



Phase lead fz =

(4) Insert the R3 in integrator.




Phase lead fz = $\frac{1}{2 \pi \text{ C2R3}}$

To cancel the LC resonance, the frequency to insert the phase lead should be set close to the LC resonant frequency. The setting above have is estimated. Consequently, the setting may be adjusted on the actual system. Furthermore, since these characteristics vary with the layout of PCB loading conditions, precise calculations should be made on the actual system.

3. For output capacitors having low ESR, such as low impedance electrolyte capacitor or OS-CON

In order to use capacitors with low ESR (i.e., several tens of $m\Omega$), two phase-leads should be inserted so that a -180° phase-delay, due to LC resonance, will be compensated. The following section shows a typical phase compensation procedure.

(1) Phase compensation with secondary phase lead



Phase lead : fz1 =
$$\frac{1}{2 \pi R1C1}$$
 [Hz]


Phase lead : fz2 =
$$\frac{1}{2 \pi R^3 C^2}$$
 [Hz]

LC resonant : fr =
$$\frac{1}{2 \pi \sqrt{LC}}$$
 [Hz] frequency

To set phase lead frequency, insert both of the phase leads close to the LC resonant frequency. According to empirical rule, setting the phase lead frequency fZ2 with R3 and C2 lower than the LC resonant frequency fr, and the phase lead frequency fZ1 with the R1 and C1 higher than the LC resonant frequency fr, will provide stable application conditions.

<Reference> Measurement of open loop of the DC/DC converter

To measure the open loop of the DC/DC converter, use the gain phase analyzer or FRA to measure the frequency characteristics.



<Procedure>

- Check to ensure output causes no oscillation at the maximum load in closed loop.
- 2. Isolate ① and ② and insert Vm (with amplitude of approximately. 100mVpp).
- 3. Measure (probe) the oscillation of ① to that of ②.

Furthermore, the phase margin can also be measured with the load responsiveness. Measure variations in the output voltage when instantaneously changing the load from no load to the maximum load. Even though ringing phenomenon is caused, due to low phase margin, no ringing takes place. Phase margin is provided. However, no specific phase margin can be probed.

*Please contact us if you have any questions regarding phase compensation.

Heat Loss

For thermal design, be sure to operate the IC within the following conditions. (Since the temperatures described hereunder are all guaranteed temperature, take margin into account.)

- 1. The ambient temperature Ta is to be 105°C or less.
- 2. The chip junction temperature Tj is to be 150°C or less.

The chip junction temperature Tj can be considered in the following two patterns:

To obtain Tj from the IC surface temperature Tc in actual use state.

Tj=Tc+θj-c×W

< Reference value > θ j-c: HRP7 7°C/W

SOP8 32.5℃/W

To obtain Tj from the ambient temperature Ta $T_i=T_a+\theta_i-a\times W$

< Reference. value > θj-a: HRP7 89.3°C/W Single piece of IC

54.3°C/W 2-layer PCB (Copper foil area on

the front side of PCB: 15×15mm²)

22.7°C/W 2-layer PCB (Copper foil area on

the front side of PCB: 70×70mm²)

PCB size: 70×70×1.6mm³

(PCB incorporates thermal via.)

Copper foil area on the front side of PCB:

10.5×10.5mm²

SOP8 222.2°C/W Single piece of IC

181.8°C/W 1-layer PCB

PCB size: 70×70×1.6mm³

The heat loss W of the IC can be obtained by the formula shown below:


W = Ron ×
$$Io^2$$
 × $\frac{Vo}{VIN}$ + VIN × Icc + Tr × VIN × Io × f

Ron: ON resistance of IC (refer to page.4) lo: Load current

Vo: Output voltage Vin: Input voltage Icc: Circuit current (refer to page.3)

Tr: Switching rise/fall time (approximately 20nsec)

f: Oscillation frequency



 \bigcirc Ron × lo^2

$$2 \times \frac{1}{2} \times \text{Tr} \times \frac{1}{T} \times \text{Vin} \times \text{Io}$$

=Tr × Vin × Io× f




Fig.28 Equivalent circuit

Cautions on use

1. Absolute maximum ratings

If excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

2. GND potential

Ground-GND potential should maintain at the minimum ground voltage level. Furthermore, no terminals should be lower than the GND potential voltage including electric transients.

3. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

4. Inter-pin shorts and mounting errors

When attaching to the set substrate, pay special attention to the direction and proper placement of the IC. If the IC is attached incorrectly, it may be destroyed.

Furthermore, when using the IC with VIN and EN/SYNC terminals shorted, and the 5-pin (SOP8 package) or 7-pin (HRP7 package) EN/SYNC terminal and 6-pin RT terminal are shorted, the IC may also be damaged when VIN>7V.

5. Operation in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

6. Inspection with set printed circuit board

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to, or removing it from a jig or fixture, during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting and storing the IC.

7. IC pin input (Fig. 26)

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

- ${\boldsymbol \cdot}$ When GND>pin A and GND>pin B, the P-N junction operates as a parasitic diode.
- When pin B >GND>pin A, the P-N junction operates as a parasitic transistor. Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.





Fig.29 Typical simple construction of monolithic IC


8. GND wiring pattern

It is recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB, so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause on fluctuations in voltages of the small-signal GND. Prevent fluctuations in the GND wiring pattern of external parts.

- 9. Temperature protection (thermal shut down) circuit
 - This IC has a built-in temperature protection circuit to prevent the thermal destruction of the IC. As described above, be sure to use this IC within the power dissipation range. Should a condition exceeding the power dissipation range continue, the chip temperature Tj will rise to activate the temperature protection circuit, thus turning OFF the output power element. Then, when the tip temperature Tj falls, the circuit will be automatically reset. Furthermore, if the temperature protection circuit is activated under the condition exceeding the absolute maximum ratings, do not attempt to use the temperature protection circuit for set design.
- 10. On the application shown below, if there is a mode in which V_{IN} and each pin potential are inverted, for example, if the V_{IN} is short-circuited to the Ground with external diode charged, internal circuits may be damaged. To avoid damage, it is recommended to insert a backflow prevention diode in the series with V_{IN} or a bypass diode between each pin and V_{IN} .



Thermal reduction characteristics



- ① Single piece of IC

 PCB Size: 70×70×1 6mm³ (PCB income)
 - PCB Size: 70×70×1.6mm³ (PCB incorporates thermal via)
 Copper foil area on the front side of PCB: 10.5×10.5mm²
- 2 2-layer PCB (Copper foil area on the reverse side of PCB: 15×15mm²)
- 3 2-layer PCB (Copper foil area on the reverse side of PCB: 70×70mm²)
- 4 -layer PCB (Copper foil area on the reverse side of PCB: 70×70mm²)
- ① Single piece of IC

SOP8

8.0


② When mounted on ROHM standard PCB (Glass epoxy PCB of 70mm×70mm×1.6mm)

AMBIENT TEMPERATURE : Ta $[^{\circ}C]$

Fig.31


Fig.32

Ordering Name Selection





External View> 5.0±0.2 8 RRRR 1.0 1.27 0.15±0.1 0.4±0.1

(Unit:mm)



HRP7





Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
 use and operation. Please pay careful attention to the peripheral conditions when designing circuits
 and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
 otherwise dispose of the same, no express or implied right or license to practice or commercially
 exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2008 ROHM CO.,LTD.

ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

FAX:+81-75-315-0172



TEL:+81-75-311-2121