



Large Current External FET Controller Type Switching Regulators

# Dual-output Step-up, Negative Voltage, Step-down Switching Regulators (Controller type)

## **BA9743AFV, BA9744FV, BA9741F/FS**

## Description

The BA9743AFV, BA9744FV, and BA9741F/FS are a 2-channel ICs, incorporating a switching regulator controller that uses a pulse width modulation. Both channels can be used for DC/DC converter operations including step up, step down, and inverting. Furthermore, since these ICs have significantly compact design, they are best suited for use as a power supply in miniature portable equipment.

#### Features

- 1) Built-in timer-latch type short prevention circuit
- 2) Built-in malfunction prevention circuit during low input voltage
- 3) Built-in high-accuracy reference voltage output pin

BA9743AFV 2.505V±1% BA9744FV 1.222V±1% BA9741F/FS 2.5V±4%

- 4) Rest period adjustable over the whole range of duty ratio
- 5) A wide input range provided

BA9741F/FS/BA9743AFV VCC=3.6 to 35V BA9744FV VCC=2.5 to 35V

## Aplications

DC/DC converter in LCD, PC, AV, printer, DVD, projector, TV, Fax machine, Copying machine, Measuring equipment, etc

## Product lineup

|                               | BA9743AFV    | BA9744FV     | BA9741F/FS     |
|-------------------------------|--------------|--------------|----------------|
| Power supply voltage          | 3.6V~35V     | 3.6V~35V     | 3.6V~35V       |
| Output pin current            | 100mA        | 30mA         | 100mA          |
| Output pin voltage            | Max. 35V     | Max. 35V     | Max. 35V       |
| Error amplifier input voltage | 0.3V~1.6V    | 0.3V~1.5V    | 0.3V~1.6V      |
| iming capacitance             | 100p~15000pF | 100p~15000pF | 100p~15000pF   |
| iming resistance              | 5.1k~50kΩ    | 3k~15kΩ      | 5.1k~50kΩ      |
| Oscillation frequency         | 10k~800kHz   | 10k~800kHz   | 10k~800kHz     |
| Operating temperature         | -40°C~+85°C  | -40°C~+85°C  | -40°C~+85°C    |
| Package                       | SSOP-B16     | SSOP-B16     | SOP16/SSOP-A16 |

## Absolute maximum ratings

| ll a ma               | 0      | Limits              |                   |                   |                   |      |  |
|-----------------------|--------|---------------------|-------------------|-------------------|-------------------|------|--|
| Item                  | Symbol | BA9743AFV           | BA9744FV          | BA9741F           | BA9741FS          | Unit |  |
| Power supply voltage  | vcc    | 36                  | 36                | 36                |                   | V    |  |
| Power dissipation     | Pd     | 450 <sup>*3</sup>   | 450 <sup>*3</sup> | 500 <sup>*1</sup> | 650 <sup>*2</sup> | mW   |  |
| Operating temperature | Topr   | <del>-4</del> 0~+85 | <b>−</b> 40~+85   | <b>-40</b>        | ~+85              | °c   |  |
| Storage temperature   | Tstg   | -55~+125            | -55~+125          | -55~              | +125              | °c   |  |
| Output pin current    | lo     | 120 <sup>*4</sup>   | 60 <sup>*4</sup>  | 12                | 20 <sup>*4</sup>  | mA   |  |
| Output pin voltage    | Vo     | 36                  | 36                | 3                 | 6                 | V    |  |

- \*1 Reduce by 4.5 mW/ °C over 25°C. (when mounted on a PCB of 50mm×50mm×1.6 mm)
- \*2 Reduce by 5.0 mW/ °C over 25°C. (when mounted on a PCB of 70mm×70mm×1.6 mm)
- \*3 Reduce by 6.5 mW/ °C over 25°C. (when mounted on a PCB of 70mm×70mm×1.6 mm)
- \*4 Should not exceed Pd- or ASO-value.

## Electrical characteristics

## 

Electrical characteristics (Unless otherwise specified, Ta=25  $^{\circ}\text{C}$  and Vcc=6V)

| Item                                       | Symbol             |         | Limits |              | Unit  | Conditions  |  |
|--|--------------------|---------|--------|--------------|-------|---|--|
| II.GIII                                    | Symbol             | Min.    | Тур.   | Max.         | Offic | Conditions  |  |
| [Reference voltage section]                |                    |         |        |              |       |   |  |
| Output voltage                             | VREF               | 2.48    | 2.505  | 2.53         | ٧     | IREF=1mA  |  |
| Input stability                            | VDLI               | _       | 1      | 10           | mV    | VCC=3.6~35V   |  |
| Load stability                             | VDL0               | _       | 1      | 10           | mV    | IREF=0∼5mA  |  |
| [Triangular wave oscillator section        | n]                 |         |        |              |       |   |  |
| Oscillation frequency                      | Fosc               | 320     | 400    | 480          | KHz   | RRT=10k $\Omega$ , CCT=220pF                              |  |
| Frequency variation                        | FDV                | _       | 1      | _            | %     | VCC=3.6~35V   |  |
| [Protection circuit section]               |                    |         |        |              |       |   |  |
| Threshold voltage                          | VIT                | 1.48    | 1.64   | 1.80         | ٧     |   |  |
| Standby voltage                            | VSTB               | _       | 50     | 100          | mV    | No pull-up  |  |
| Latch voltage                              | VLT                | _       | 30     | 100          | mV    | No pull-up  |  |
| Source current                             | ISCP               | 1.5     | 2.5    | 3.5          | μΑ    |   |  |
| Comparator threshold voltage               | VCT                | 0.95    | 1.05   | 1.15         | v     | 5pin, 12pin   |  |
| [Rest period adjustment circuit se         |                    |         |        |              |       |   |  |
| Input threshold voltage                    | Vt0                | 1.87    | 1.97   | 2.07         | ٧     | Duty cycle = 0%   |  |
| (fosc=10kHz)                               | Vt100              | 1.38    | 1.48   | 1.58         | ٧     | Duty cycle = 100%   |  |
| ON duty cycle                              | Don                | 45      | 55     | 65           | %     | VREF is divided by $13k\Omega$ and $27k\Omega$ resistors. |  |
| Input bias current                         | IBDT               | _       | 0.1    | 1            | μΑ    | DTC=2.0V  |  |
| Latch mode source current                  | IDT                | 200     | 560    | _            | μΑ    | DTC=0V  |  |
| Latch input voltage                        | VDT                | 2.28    | 2.48   | _            | ٧     | IDT=40 μ A  |  |
| [Low-input-voltage malfunction pro         | evention circuit s | ection] |        |              | •     |   |  |
| Threshold voltage                          | Vut                | 2.23    | 2.53   | 2.83         | ٧     |   |  |
| [Error amplifier section]                  | ,                  |         |        |              |       | ·!  |  |
| Input offset voltage                       | VIO                | _       | _      | 6            | mV    |   |  |
| Input offset current                       | 110                | _       | _      | 30           | nA    |   |  |
| Input bias current                         | IJB                |         | 15     | 100          | nA    |   |  |
| Open loop gain                             | AV                 | 70      | 85     | _            | dB    |   |  |
| Common-mode input voltage                  | VcM                | 0.3     | _      | 1.6          | v     | VCC=3.6∼35V   |  |
| Common-mode rejection ratio                | CMRR               | 60      | 80     | _            | dB    |   |  |
| Maximum output voltage                     | Von                | 2.3     | 2.5    | _            | V     |   |  |
| Minimum output current                     | VOL                |         | 0.7    | 0.9          | v     |   |  |
| Output sink current                        | 101                | 3       | 20     | -            | mA    | FB=1.25V  |  |
| Output sink current  Output source current | 100                | 45      | 75     | <del> </del> | μΑ    | FB=1.25V  |  |
| [PWM comparator section]                   | 100                | 70      | 1 /3   |              | μ η   | 10-1.201  |  |
|  | Vt0                | 1.87    | 1.97   | 2.07         | V     | Duty avala 0%   |  |
| Input threshold voltage<br>(fosc=10kHz)    | Vt0                | 1.38    | 1.48   | 1.58         | V     | Duty cycle = 0%   |  |
|  | A 1 100            | 1.30    | 1.40   | 1.30         | V     | Duty cycle = 100%   |  |
| [Output section]                           | VSAT               |         | 0.8    | 1.2          | V     | lo=75mA   |  |
| Saturation voltage                         |                    |         |        | 5            |       | 1   |  |
| Leak current                               | I LEAK             |         | _      | 2            | μA    | Vo=35V  |  |
| [Total device]                             | 1000               |         | 1 1 2  | 1.0          |       |   |  |
| Standby current                            | Iccs               |         | 1.3    | 1.8          | mA    | When output is OFF  |  |
| Average current dissipation                | I CCA              |         | 1.6    | 2.3          | mA    | RRT=10kΩ  |  |

① This IC is not designed to be radiation-resistant.

## **©BA9744FV**

Electrical characteristics (Unless otherwise specified, Ta=25°C and Vcc=3V)


| Item                                | Symbol          |          | Limits  |       | Unit | Conditions         |
|-------------------------------------|-----------------|----------|---------|-------|------|--------------------|
| Item                                | Symbol          | Min.     | Тур.    | Max.  | Unit | Conditions         |
| [Reference voltage section]         |                 |          |         |       |      |                    |
| Output voltage                      | <b>V</b> REF    | 1.210    | 1.222   | 1.234 | V    | IREF=1mA           |
| Input stability                     | VDLI            | -        | 3       | 10    | mV   | VCC=2.5 ~35V       |
| Load stability                      | VDLO            | -        | 1       | 10    | mV   | IREF=0∼5mA         |
| [Triangular wave oscillator section | ]               |          |         |       |      |                    |
| Oscillation frequency               | Fosc            | 320      | 400     | 480   | KHz  | RRT=5.1k,CCT=220pF |
| Frequency variation                 | FDV             | _        | 1       | _     | %    | Vcc=2.5 ~ 35V      |
| [Protection circuit section]        |                 |          |         |       |      |                    |
| Threshold voltage                   | VIT             | 0.98     | 1.18    | 1.38  | V    |                    |
| Standby voltage                     | <b>V</b> STB    | -        | 50      | 100   | mV   | No pull-up         |
| Latch voltage                       | VLT             | -        | 23      | 100   | mV   | No pull-up         |
| Source current                      | ISCP            | 1.0      | 2.0     | 3.0   | μΑ   |                    |
| Comparator threshold voltage        | VCT             | 0.15     | 0.25    | 0.35  | V    | 5pin, 12pin        |
| [Rest period adjustment circuit sed | ction]          |          |         |       |      |                    |
| Input threshold voltage             | Vto             | 0.96     | 1.01    | 1.06  | V    | Duty cycle=0%      |
| (fosc=10kHz)                        | Vt100           | 0.46     | 0.49    | 0.52  | V    | Duty cycle=100%    |
| ON duty cycle                       | Don             | 45       | 55      | 65    | %    |                    |
| Input bias current                  | IBDT            | -        | 0.1     | 1     | μΑ   | DTC=2V             |
| Latch mode source current           | IDT             | 390      | 780     | _     | μΑ   | DTC=0V             |
| Latch input voltage                 | VDT             | Vcc-0.5  | Vcc-0.4 | _     | V    | IDT=40 μ A         |
| [Low-input-voltage malfunction pre  | vention circuit | section] |         |       |      |                    |
| Threshold voltage                   | Vut             | 1.6      | 1.9     | 2.2   | V    |                    |
| [Error amplifier section]           |                 |          |         |       | •    |                    |
| Input offset voltage                | VIO             | _        | 0       | 6     | mV   |                    |
| Input offset current                | 110             | -        | 0       | 30    | nA   |                    |
| Input bias current                  | HB              | _        | 15      | 100   | nA   |                    |
| Open loop gain                      | AV              | 65       | 85      | _     | dB   |                    |
| Common-mode input voltage           | VcM             | 0.3      | _       | 1.5   | V    | VCC=2.5 ~ 35V      |
| Common-mode rejection ratio         | CMRR            | 60       | 80      | _     | dB   |                    |
| Maximum output voltage              | Vom             | 1.5      | 2.0     | _     | ٧    |                    |
| Minimum output current              | V0L             | _        | 0.1     | 0.3   | ٧    |                    |
| Output sink current                 | 101             | 1        | 2.1     | _     | mA   | FB=0.75V           |
| Output source current               | 100             | 50       | 70      | 90    | μΑ   | FB=0.75V           |
| [PWM comparator section]            |                 |          |         |       |      |                    |
| Input threshold voltage             | Vt0             | 0.96     | 1.01    | 1.06  | V    | Duty cycle=0%      |
| (fosc=10kHz)                        | Vt100           | 0.46     | 0.49    | 0.52  | ٧    | Duty cycle=100%    |
| [Output section]                    |                 |          |         |       |      |                    |
| Saturation voltage 1                | VSAT            | _        | 0.06    | 0.3   | V    | Io=10mA            |
| Saturation voltage 2                | VSAT            | _        | 0.15    | 0.4   | V    | Io=30mA            |
| Leak current                        | ILEAK           | _        | 0       | 5     | μΑ   | Vo=35V             |
| [Total device]                      |                 |          |         |       |      |                    |
| Standby current                     | Lccs            | _        | 3.6     | 5.0   | mA   | When output is OFF |
| Average current dissipation         | I CCA           | _        | 3.9     | 5.6   | mA   | RRT=5.1kΩ          |

## **©BA9741F/FS**

Electrical characteristics (Unless otherwise specified, Ta=25°C and Vcc=3V)

| Item                                    | Symbol            |          | Limits       |      | Unit      | Conditions                                |
|---|-------------------|----------|--------------|------|-----------|---|
| ILEIII                                  | Symbol            | Min.     | Тур.         | Max. |           |   |
| [Reference voltage section]             |                   |          |              |      |           |   |
| Output voltage                          | VREF              | 2.4      | 2.5          | 2.6  | V         | IREF=1mA                                  |
| Input stability                         | VDLI              | _        | 1            | 10   | mV        | VCC=3.6∼35V                               |
| Load stability                          | <b>V</b> DL0      | _        | 1            | 10   | mV        | IREF=0∼5mA                                |
| [Triangular wave oscillator section     | n]                |          |              |      |           |   |
| Oscillation frequency                   | Fosc              | 320      | 400          | 480  | KHz       | RRT=10kΩ,CCT=220pF                        |
| Frequency variation                     | FDV               | 1        | 1            | _    | %         | VCC=3.6~35V                               |
| [Protection circuit section]            |                   |          |              |      |           |   |
| Threshold voltage                       | VIT               | 1.48     | 1.64         | 1.80 | V         |   |
| Standby voltage                         | VSTB              | _        | 50           | 100  | mV        | No pull-up                                |
| Latch voltage                           | VLT               | -        | 30           | 100  | mV        | No pull-up                                |
| Source current                          | ISCP              | 1.5      | 2.5          | 3.5  | μΑ        |   |
| Comparator threshold voltage            | VCT               | 0.9      | 1.05         | 1.2  | V         | 5pin, 12pin                               |
| [Rest period adjustment circuit se      | ection]           |          |              |      |           | <u> </u>                                  |
| Input threshold voltage                 | Vto               | 1.79     | 1.97         | 2.15 | V         | Duty cycle=0%                             |
| (fosc=10kHz)                            | Vt100             | 1.32     | 1.48         | 1.64 | V         | Duty cycle=100%                           |
| ON duty cycle                           | Don               | 45       | 55           | 65   | %         | VREF is divided by 13kΩ and 27kΩ resistor |
| Input bias current                      | IBDT              | -        | 0.1          | 1    | μΑ        | DTC=2.0V                                  |
| Latch mode source current               | IDT               | 200      | 560          | _    | μΑ        | DTC=0V                                    |
| Latch input voltage                     | VDT               | 2.28     | 2.48         | -    | V         | IDT=40 μ A                                |
| [Low-input-voltage malfunction p        | revention circuit | section] |              | •    |           |   |
| Threshold voltage                       | VUT               | _        | 2.53         | _    | V         |   |
| [Error amplifier section]               |                   |          |              |      |           | 1   |
| Input offset voltage                    | V10               | -        | _            | 6    | mV        |   |
| Input offset current                    | 110               | -        | _            | 30   | nA        |   |
| Input bias current                      | LIB               | _        | 15           | 100  | nA        |   |
| Open loop gain                          | AV                | 70       | 85           | _    | dB        |   |
| Common-mode input voltage               | VCM               | 0.3      | <del> </del> | 1.6  | V         | VCC=3.6 ~35V                              |
| Common-mode rejection ratio             | CMRR              | 60       | 80           | _    | dB        | 700 0.0 007                               |
| Maximum output voltage                  | Vom               | 2.3      | 2.5          | _    | V         |   |
| Minimum output current                  | VOL               | _        | 0.7          | 0.9  | V         |   |
| Output sink current                     | 101               | 3        | 20           | _    | mA        | FB=1.25V                                  |
| Output source current                   | 100               | 45       | 75           |      | μΑ        | FB=1.25V                                  |
| [PWM comparator section]                | 100               | .,,      |              |      | <i>p.</i> | 1.5 1.50                                  |
|   | Vt0               | 1.79     | 1.97         | 2.15 | V         | Duty cycle=0%                             |
| Input threshold voltage<br>(fosc=10kHz) | Vt100             | 1.32     | 1.48         | 1.64 | V         | Duty cycle=100%                           |
| [Output section]                        | 41100             | 1.02     | 10           | 1.04 | · •       | 2467 07010 100/0                          |
| Saturation voltage                      | VSAT              | _        | 0.8          | 1.2  | l v       | Io=75mA                                   |
| Leak current                            | ILEAK             |          | 0.8          | 5    | μΑ        | Vo=35V                                    |
|   | ILEAN             |          |              | 3    | μ Α       | VU-33V                                    |
| [Total device]                          | Loop              | _        | 1.2          | 1.0  | μ Λ       | When output is OFF                        |
| Standby current                         | Iccs              |          | 1.3          | 1.8  | mA        | When output is OFF                        |
| Average current dissipation             | ICCA              | _        | 1.6          | 2.3  | mA        | RRT=10kΩ                                  |

This IC is not designed to be radiation-resistant.






Fig. 4 UVLO operating voltage vs.
Ambient temperature
(BA9741F/FS/BA9743AFV)




Fig. 7 Standby current vs. Power supply voltage (BA974FV)




Fig. 10 UVLO operating voltage vs.
Ambient temperature
(BA9744FV)




Fig. 2 Reference output voltage vs. Power supply voltage (BA9741F/FS/BA9743AFV)




Fig. 5 Reference voltage vs. Ambient temperature (BA9741F/FS/BA9743AFV)




Fig. 8 Reference voltage vs. Power supply voltage
(BA9744FV)




Fig. 11 Reference voltage vs. Ambient temperature

(BA974FV)




Fig. 3 Dropout voltage vs. Ambient temperature
(BA9741F/FS/BA9743AFV)




Fig. 6 Protection circuit characteristics (BA9741F/FS/BA9743AFV)




Fig. 9 Dropout voltage vs. Ambient temperature

(BA9744FV)




Fig. 12 Protection circuit characteristics (BA9744FV)




Fig. 13 Protection circuit characteristics (BA9741F/FS/BA9743AFV)




Fig. 16 Error amp. Output voltage vs.
Amplitude frequency
(BA9741F/FS/BA9743AFV)




Fig. 19 Protection circuit characteristics (BA9744FV)




Fig. 22 Error amp. Output voltage vs. Amplitude frequency (BA9744FV)




Fig. 14 Protection circuit characteristics (BA9741F/FS/BA9743AFV)




Fig. 17 Triangular wave amplitude vs.
Timing capacitor
(BA9741F/FS/BA9743AFV)




Fig. 20 Protection circuit characteristics (BA9744FV)




Fig. 23 Triangular wave amplitude vs.
Timing capacitor
(BA9744FV)




Fig. 15 Output current vs. Collector saturation voltage
(BA9741F/FS/BA9743AFV)




Fig. 18 Output transistor ON duty vs.

Dead time voltage

(BA9741F/FS/BA9743AFV)





Fig. 21 Output current vs. Collector saturation voltage
(BA9744FV)



Time Input Voltage:Dead (V)
Fig. 24 Output transistor ON duty vs.
Dead time voltage
(BA9744FV)




Fig. 25 Closed loop gain vs. Phase frequency (BA9741F/FS/BA9743AFV)




Fig. 26 Closed loop gain vs. Phase frequency (BA9741F/FS/BA9743AFV)




Fig. 27 Maximum output voltage amplitude vs. Ambient temperature (BA9741F/FS/BA9743AFV)




Fig. 28 Closed loop gain vs. Phase frequency (BA9744FV)




Fig. 29 Closed loop gain vs. Phase frequency (BA9744FV)




Fig. 30 Maximum output voltage amplitude vs. Ambient temperature (BA9744FV)




Fig.25 Test Circuit




Fig.26 Test Circuit




Fig.27 Test Circuit




Fig.28 Test Circuit




Fig.29 Test Circuit




Fig.30 Test Circuit

## Block diagram/Pin assignment





Fig.31



| PIN | D'       | F                                       |  |  |  |
|-----|----------|---|--|--|--|
| No. | Pin name | Function                                |  |  |  |
| 1   | СТ       | External timing capacitance             |  |  |  |
| 2   | RT       | External timing resistance              |  |  |  |
| 3   | NON1     | Positive input for error amplifier 1    |  |  |  |
| 4   | INV1     | Negative input for error amplifier 1    |  |  |  |
| 5   | FB1      | Output for error amplifier 1            |  |  |  |
| 6   | DT1      | Output 1 dead time/soft start setting   |  |  |  |
| 7   | OUT1     | Output 1                                |  |  |  |
| 8   | GND      | GROUND                                  |  |  |  |
| 9   | VCC      | Power supply                            |  |  |  |
| 10  | OUT2     | Output 2                                |  |  |  |
| 11  | DT2      | Output 2 dead time / soft start setting |  |  |  |
| 12  | FB2      | Output for error amplifier 2            |  |  |  |
| 13  | INV2     | Negative input for error amplifier 2    |  |  |  |
| 14  | NON2     | Positive input for error amplifier 2    |  |  |  |
| 15  | SCP      | Timer latch setting                     |  |  |  |
| 16  | VREF     | Reference voltage output                |  |  |  |

## Description of operations

## 1) REFERENE VOLTAGE (Reference voltage section)


From the power supply voltage input through the VCC pin (pin 9), a reference voltage, which is stabilized at the VREF, is supplied as the operating power supply voltage for the internal circuits of the IC and, at the same time, output through the VREF pin (pin 16).

## 2) ErrAmp1/2 (Error amplifiers)

In the case of step up / step down application, the non-inverting input pins NON1 and NON2 are used to detect the output voltage by feeding back the voltage from the final output stage (i.e., loading side). R1 and R2, which are connected to these pins, are resistors used to control the output voltage. The voltage applied to the inverting input pins INV1 and INV2 as a reference input voltage of the error amplifiers themselves, should be the voltage obtained by dividing the reference voltage (VREF) by resistance.

$$(VREF \frac{R4}{B3 + B4})$$

Furthermore, the resistor Rf and the capacitor Cf, connected between the FB1/2 (Pin 5/12) and INV1/2 (Pin 6/11), are used for feedback of the error amplifier, enabling settings of any desired level of loop gain.



It is recommended to provide AC feedback using the capacitor Cf and the resistor Rf as the feedback for the error amplifier. The amplifier output pins FB1 and FB2 are connected to the PWM and SCP comp., and used as the non-inverting input pins. The output voltage (Vo) setting is shown below:

$$Vo = \frac{R1 + R2}{R2} \times (VREF \frac{R4}{R3 + R4})$$

Since the input range VOM of the NON and INV pins is 0.3V to 1.6V (for BA9741F/FS / BA9743AFV) or 0.3V to 1.5V (for BA9744FV), it is recommended to set the range to approximately VREF/2, i.e., as shown below.

#### 3) Triangle Oscillator (Triangular wave oscillator section)

Used to generate a triangular waveform to be input in the PWM comp. 1/2.

The oscillator circuit charges/discharges the timing capacitor CCT that is connected between the CT pin (pin 1) and the GND at a constant current, set with resistor RRT that is connected between the RT pin (pin 2) and the GND. The triangular waveform is obtained through detecting and resetting this charged/discharged voltage.

The oscillation frequency is given through the external CCT and RRT pins by the formula shown below (BA9741F/FS/BA9743AFV): (BA9741F/FS/BA9743AFV)

 $fosc = VRT/(2 \cdot CcT \cdot RRT \cdot \Delta Vosc) = 1/(CcT \cdot RRT)$ 

VRT: RT pin voltage 1Vtyp

ΔVosc: Triangular wave amplitude voltage=Vt0-Vt100=0.49Vtyp

(BA9744FV)

 $\mathsf{fosc} \ensuremath{\,\dot{=}\,} \mathsf{VRT} / (2 \cdot \mathsf{Cct} \cdot \mathsf{RRT} \cdot \Delta \mathsf{Vosc}) \ensuremath{\,\dot{=}\,} \mathsf{1} / (\mathsf{Cct} \cdot \mathsf{RRT})$ 

VRT: RT pin voltage 0.6Vtyp

ΔVosc: Triangular wave amplitude voltage=Vt0-Vt100=0.52Vtyp


However, at high frequencies, since delay in the internal circuit results in an error against the formula, set oscillation frequency according to the fosc- RRT graph shown below:

Furthermore, this triangular wave can be output through the CT pin (pin 1).

Range of standard external CCT and RRT pins

RRT:  $5.1k\Omega$  at minimum to  $50k\Omega$  at maximum (BA9741F/FS / BA9743AFV) or  $3k\Omega$  at minimum to  $15k\Omega$  at maximum (BA9744FV)

CcT: 100pF at minimum to 15000pF at maximum



#### 4) SCP Comp ( Timer-latch type short-circuit prevention circuit )

When the output voltage malfunctions because of a short circuit, this function is used to turn OFF the output transistor forcedly, in order to protect the system. If the output voltage drops in realtion to the set voltage level, an error will be amplified through the Err Amp and the voltage at the FB1/FB2 pins will reach the low voltage side. If SCP Comp sets the voltage below the threshold level for either the FB1 or FB2, (i.e., 1.05Vtype for the BA9741F/FS / BA9743AFV or 0.25Vtype for the BA9744FV), the short prevention circuit will be activated to start the charging of the capacitor of SCP pin. When VIT=1.64Vtyp for the BA9741F/FS / BA9743AFV or VIT=1.18Vtyp for the BA9744FV is achieved, the output transistor will turn OFF.

The time is set by the capacitor (Cscp) connected to the SCP pin (pin 15) .

The time TSCP is obtained by the formula shown below:

$$TSCP = \frac{VIT + VSTB}{ISCP} \cdot Cscp$$

For example, in the case of the BA9743AFV, assuming that C SCP =0.1 $\mu$  F, V IT =1.64 V, V STB =0.05V and ISCP =2.5 $\mu$ A.

$$T_{SCP} = \frac{1.64 - 0.05}{2.5\mu} \times 0.1\mu = 63.6mS$$

In order to stop the function of the short prevention circuit, short-circuit the SCP pin to GND  $\,$  .

## 5) PWM Comp 1/2 DEAD TIME (Rest period adjustment circuit / Dead time)

This function can be set by dividing the resistance of DT1 and DT2 pins (pins 6 and 11) between V REF and GND. With PWM Comp, comparing the dead time voltage input and the error voltage from the Err Amp with the triangular wave, the output drive transistors are turned ON/OFF.

When Dead time voltage>Error voltage, the output duty is determined by the dead time voltage.

The dead time voltage VDT is obtained by the expression shown below.

$$VDT = V REF \cdot \frac{R2}{R1 + R2}$$

(BA9741F/FS/BA9743AFV)


When VDT=1.48Vtyp: Duty 100% When VDT=1.97Vtyp: Duty 0% (Provided, however, that fosc=10kHz) (BA9744FV)

When VDT=0.49Vtyp: Duty 100%
When VDT=1.01Vtyp: Duty 0%
(Provided, however, that fosc=10kHz )


Note: If the oscillation frequency is at a high level, the upper/lower limits (Vt0/Vt100) of the triangular wave will be shifted in the direction in which the amplitude is developed.

#### 6) PWM Comp 1/2 SS (Soft start function)

By connecting the resistors R1 and R2, and the capacitor CD T to DT pins (pins 6 and 11), as shown in figure on the right, the soft start function is enabled.



## 7) Handling of pins of unused channel



If channel 1 is only used, the unused channel should be handled as shown above.

## Typical application circuit




Fig. 38

#### 1) Setting the coil (L) and capacitor (Co) of output section

The settings of the coil and capacitor with the step down application are made as shown below:.

## <Setting of L value>

If the load current increases, a current will continuously flow through the coil, thus holding the relational formulas (1).

$$L = \frac{Ts}{\Delta IL} \times \frac{(VIN - Vo) \times Vo}{VIN}$$

$$(1) VIN : Input voltage$$

$$Ts : 1/(Oscillation frequency)$$

$$\Delta IL : Ripple current of coil$$

 $\Delta \text{IL}$  should tyically be set to 30% or less than the maximum output current (lomax).

Increasing the L value decreases the ripple current ( $\Delta$ IL). Generally, the larger the L value, the smaller the allowable current of coil. Consequently, since the ripper current exceeding the allowable current results in variations in the L value, check for the appropriate current value with the coil manufacturer.

## <Setting of output capacitor Co>

The output capacitor Co should be selected according to the ESR (Electric Series Resistance) characteristics of the capacitor. For the output ripple voltage ( $\Delta$ Vo), the following formula is held according to the ESR of the output capacitor:

$$\Delta Vo = \Delta IL \times ESR$$

ESR: Series resistance of the output capacitor Co

A ripple component, due to the output capacitor, is significantly small in comparison to that due to the ESR.

Even though the Co value should meet the condition of  $1/(3\cdot Ts) > 1/2\pi$  (L × Co)1/2, it is recommended to use a capacitor with a high enough capacitance value, to meet the ESR condition.

## <Switching element>

The switching element should be determined according to the peak current. The peak current lsw (peak) flowing thought the switching element is equal to that flowing through the coil, thus holding the formula shown below:

Isw (peak) = Io + 
$$\Delta$$
IL/2

Select a switching element that has an allowable current that is twice (or more) as large as the peak current obtained by the formula shown above. Furthermore, with consideration given to overcurrent caused by output short-circuited, provide an application for overcurrent protection, wherever necessary.

#### 2) Typical standby circuit


The typical standby circuit is shown in the dotted frame below.

An additional switch is typically mounted between the power supply (VIN) and the IC power supply pin (Vcc).

Controlling the switch so that Tr1 and Tr2 will turn OFF when the standby circuit is activated, reduces current flow in standby mode.

It is recommended to set the Rvcc to  $10\Omega$  and the Cvcc to 0.1µF.

Set Rvcc and the Cvcc within the range of 1 to  $100\Omega$  and 0.1 to  $100\mu F$ . Providing additional Rvcc and Cvcc helps to cut noises from the VIN line.




Typical standby circuit

Fig.39

#### 3) Typical overcurrent protection circuit

Insert sensing resistors between FET source and VIN of the channel P of output section, as shown in figure on the right, to detect an overcurrent.


If any sensing resistor detects an overcurrent, the composite digital transistor, shown in figure on the right, will turn ON to set the DT pin to "H", thus turning OFF the output.



Typical covercurrent Fig.40 protection circuit

Once the DT pin has been set to "H", soft start (restart) mode is enabled through an external capacitor. Furthermore, if an overcurrent flows through the circuit, latching will be enabled through connecting the digital transistor PNP collector to the SCP pin (pin 15).

## 4) Typical application of Master/Slave operation circuit



#### Caution:

The oscillation frequency should be determined according to capacitors and resistors connected to the CT pin (pin 1) and RT pin (pin 2) on the master IC.

However, increasing the number of slave ICs, increases the parasitic capacitance of these ICs in contact with the CT pin, resulting in a drift of oscillation frequency.

| 1PIN(CT)   | 2P IN (RT)                                    |
|--|---|
| CT C   | RT  |
| 3, 14P1N (NON1, NON2)  | 4, 13PIN(INV1, INV2)                          |
| NON DEPARTMENT OF THE PARTMENT |   |
| 5, 12PIN(FB1, FB2)   | 6, 11PIN(DT1, DT2)                            |
| FB O THE   | Vcc (BA9744FV) VREF(BA9741F/FS BA9743AFV)  DT |
| 7, 10PIN (OUT1, OUT2)  | 7, 10PIN(0UT1, 0UT2)                          |
| BA9741F/FS<br>BA9743AFV<br>OUT   | BA9744FV  OUT                                 |
| 16PIN(VREF)  | 15PIN(SCP)                                    |
| VREF THE THE TRANSPORT OF THE TRANSPORT  | SCP   |

#### Cautions on use

#### 1) Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

#### 2) GND potential

Ground-GND potential should maintain at the minimum ground voltage level. Furthermore, no terminals should be lower than the GND potential voltage including an electric transients.

#### 3) Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

#### 4) Short circuit between pins and erroneous mounting

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if positive and ground power supply terminals are reversed. The IC may also be damaged if pins are shorted together or are shorted to other circuitís power lines.

#### 5) Operation in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

## 6) Thermal shutdown circuit (TSD circuit)

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent runaway thermal operation. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

#### 7) Inspection with set printed circuit board

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to, or removing it from a jig or fixture, during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting and storing the IC.


#### 8) IC pin input

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements to keep them isolated. PñN junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the PñN junction operates as a parasitic diode.


When Pin B > GND > Pin A, the PñN junction operates as a parasitic transistor.


Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.




#### 9) Common impedance

The power supply and ground lines must be as short and thick as possible to reduce line impedance. Fluctuating voltage on the power ground line may damage the device.










Note: When mounted on a printed circuit board of 70.0×70.0×1.6 mm (SOP16 and SSOP-A16) When mounted on a printed circuit board of 50.0×50.0×1.6 mm (SSOP-B16)


## SOP16







## SSOP-A16





## SSOP-B16





## Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
  means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
  product described in this document are for reference only. Upon actual use, therefore, please request
  that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
  use and operation. Please pay careful attention to the peripheral conditions when designing circuits
  and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
  otherwise dispose of the same, no express or implied right or license to practice or commercially
  exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

**ROHM** Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2008 ROHM CO.,LTD.

ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

an TEL:+81-75-311-2121 FAX:+81-75-315-0172

