e2v

EV8AQ160

Quad 8-bit 1.25 Gsps Dual 8-bit 2.5 Gsps Single 8-bit 5 Gsps

Datasheet Summary

1. Main Features

- Quad ADC with 8-bit Resolution
 - 1.25 Gsps Sampling Rate in Four-channel Mode
 - 2.5 Gsps Sampling Rate in Two-channel Mode
 - 5 Gsps Sampling Rate in One-channel Mode
 - Built-in four to Four Cross Point Switch
- 2.5 GHz Differential Symmetrical Input Clock Required
- ADC Master Reset (LVDS)
- Double Data Rate Output Protocol
- LVDS Output Format
- Digital Interface (SPI) with Reset Signal
 - Selectable 1:1 or 1:2 Demultiplexed Outputs
 - Channel Mode Selection
 - 500 mVpp or 625 mVpp Analog Input (Differential AC or DC Coupled, Single-ended AC-coupled)
 - Selectable bandwidth (Four Available Settings)
 - Gain Control (±15%)
 - Offset Control (±40 mV)
 - Phase Control (±15 ps Range)
 - Standby Mode (Full or Partial)
 - Binary or Gray Coding Selection
 - Test Mode
- Power Supplies: 3.3V and 1.8V (Outputs), 1.8V (Digital)
- Power Dissipation: 3.9 W Total (1:1 DMUX Mode)
- EBGA380 Package (RoHS, 1.27 mm Pitch)

2. Performance

- Selectable 2.5 GHz, 1.5 GHz, 800 MHz or 600 MHz
- Full Power Input Bandwidth (-3 dB)
- Band Flatness: ±0.5 dB from DC to 30% of Full Power Input Bandwidth
- Channel-to-channel Isolation: 60 dB
- Four-channel Mode (Fsampling = 1.25 Gsps, -1 dBFS)
 - Fin = 100 MHz: ENOB = 7.5 bit, SFDR = 52 dBc, SNR = 48 dB, DNL = ±0.25 LSB, INL = ±0.25 LSB
 - Fin = 620 MHz: TBD
- Two-channel Mode (Fsampling = 2.5 Gsps, -1 dBFS)
 - Fin = 100 MHz: ENOB = 7.3 bit, SFDR = 51 dBc, SNR = 46 dB, DNL = ± 0.4 LSB, INL = ± 0.5 LSB
 - Fin = 620 MHz: TBD
- One-channel Mode (Fsampling = 5 Gsps, Fin = 100 MHz, -1 dBFS)
 - Fin = 100 MHz: ENOB = 7.1 bit, SFDR = 49 dBc, SNR = 44 dB, DNL = ± 0.5 LSB, INL = ± 0.5 LSB
 - Fin = 620 MHz: TBD
 - BER: 10⁻¹⁶ at 1.25 Gsps per ADC



3. Screening

- Temperature range for packaged device:
 - Commercial C grade: 0°C < T_{amb} < 70°C</p>

4. Applications

• High-speed Digital Oscilloscopes.

5. Block Diagram



Figure 5-1. Simplified Block Diagram

6. Description

The Quad ADC is constituted by four 8-bit ADC cores which can be considered independently (fourchannel mode) or grouped by two cores (two-channel mode with the ADCs interleaved two by two or one-channel mode where all four ADCs are all interleaved.)

All four ADCs are clocked by the same external input clock signal and controlled via an SPI (Serial Peripheral Interface). An analog multiplexer (cross point switch) is used to select the analog input depending on the mode the Quad ADC is used.

The Clock Circuit is common to all four ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter sinewave signal. In this block, the external clock signal is then divided by two in order to generate the internal sampling clocks:

- In four-channel mode, the same 1.25 GHz clock is directed to all four ADC cores and T/H.
- In two-channel mode, the in-phase 1.25 GHz clock is sent to ADC A or C and the inverted 1.25 GHz clock is sent to ADC B or D, while the analog input is sent to both ADCs, resulting in an interleaved mode with an equivalent sampling frequency of 2.5 Gsps.
- In one-channel mode, the in-phase 1.25 GHz clock is sent to ADC A while the inverted 1.25 GHz clock is sent to ADC B, the in-phase 1.25 GHz clock is delayed by 90° to generate the clock for ADC C and the inverted 1.25 GHz clock is delayed by 90° to generate the clock for ADC D, resulting in an interleaved mode with an equivalent sampling frequency of 5 Gsps.

The clock circuit also implements a decimation function with a selectable factor (64, 16, 4). The factor is chosen via the SPI.

Several adjustments for the sampling delay and the phase are included in this clock circuit to ensure a proper phase relation between the different clocks generated internally from the 2.5 GHz clock.

The *cross point switch* (Analog MUX) is common to all ADCs. It allows to select which analog input has been chosen by the user:

- In four-channel mode, each analog input is sent to the corresponding ADC (AAI to ADC A, BAI to ADC B, CAI to ADC C and DAI to ADC D)
- In two-channel mode, one can consider that there 2 two independent ADCs composed of ADC A and B for the first one and of ADC C and D for the second one; the two analog inputs can be applied on AAI or on BAI for the first ADC (in which case, the signal is redirected internally to the second ADC of the pair that is B or A respectively) and on CAI or DAI (in which case, the signal is redirected internally to the second ADC of the pair, that is D or C respectively)
- In one-channel mode, one analog input is chosen among AAI, BAI, CAI and DAI and then sent to all four ADCs



Figure 6-1. Four-channel Mode Configuration



Figure 6-2. Two-channel Mode Configuration (Analog Input A and Analog Input C)





Figure 6-4. Two-channel Mode Configuration (Analog Input B and Analog Input C)



4



Figure 6-5. Two-channel Mode Configuration (Analog Input B and Analog Input D)

Figure 6-6. One-channel Mode Configuration



AAI, AAIN or BAI, BAIN or CAI, CAIN or DAI, DAIN

Note: For simplification purpose of the timer the temporal order of ports regarding sampling is A C B D, therefore samples order at output port is as follows:

A: N, N + 4, N + 8, N + 12... C: N + 1, N + 5, N + 9... B: N + 2, N + 6, N + 10... D: N + 3, N + 7, N + 11...

The T/H (Track and Hold) is located after the Cross Point Switch and before the ADC cores. This block is used to track the data when the internal sampling clock is low and to hold the data when the internal sampling clock is high. This stage has a gain of two.

The ADC cores are all the same for the four ADCs. They include a quantifier block as well as a fast logic block composed of regenerating latches and the Binary/Gray decoding block. They can handle a maximum sampling rate of 1.25 Gsps.

The SPI block provides the digital interface for the digital controls of the ADCs. All the functions of the ADC are contained in the SPI registers and controlled via this SPI (channel selection, standby mode, Binary or Gray coding, 1:1 or 1:2 DMUX, offset, gain and phase adjust, etc.).

The demultiplexer block allows the user to divide the output data rate by a factor of 2 (1:2 DMUX, selectable via the SPI, in the Control register), hence decreasing the output rate to a maximum of 625 Msps instead of 1.25 Gsps in double data rate.

The output buffers are LVDS compatible. They should be terminated using a 100Ω external termination resistor. When the 1:1 DMUX ratio is selected, half of the output data buffers (*L* port data bits) is switched off to optimize the power consumption. In this mode, the *L* port data bits can then be left floating (no termination required), since both outputs of the buffers will deliver High logical level.

The ADC SYNC buffer is also LVDS compatible. When active, the SYNC signal makes the output clock signals go low. The output data are undetermined during the reset and until the output clock restarts.

When the SYNC signal is released, the output clock signals restart after TDR + pipeline delay + a certain number of input clock cycles which is programmed via the SPI in the SYNC register (from minimum delay [TBD] to minimum delay + 15×2 input clock cycles).

A diode for the die junction temperature monitoring is implemented using a diode-mounted transistor but not connected to the die: both cathode and anode are accessible externally.

Eight DACs for the gain and the offset controls are included in the design and are addressed through the SPI:

- Offset DACs act close to the cross point switch
- Gain DACs act on the biasing of the reference ladders of each ADC core

These DACs have a resolution of 8-bit and will allow the control via the SPI of the offset and gain of the ADCs:

- Gain adjustment on 256 steps, ±15% range
- Offset adjustment on 256 steps, ±40 mV range

Four DACs for fine phase control are included in the design and are addressed through the SPI, they have an 8-bit resolution, and a tuning range of ± 15 ps (one step is about 120 fs).

7. Specifications

7.1 Recommended Conditions of Use

Parameter	Symbol Comments		Recommended Value	Unit			
Positive supply voltage	V _{cc}	analog core and SPI pads	3.3	V			
Positive digital supply voltage	V _{CCD}	Digital parts	1.8	V			
Positive output supply voltage	V _{cco}	Output buffers	1.8	V			
Differential analog input voltage (Full Scale)	V _{IN} , V _{INN}		±250	mV			
	$V_{IN} - V_{INN}$		500	mVpp			

Table 7-1. Recommended Conditions of Use

Table 7-1. Recommended Conditions of Us	Э
---	---

Parameter	Symbol	Comments	Recommended Value	Unit
Clock input power level	P _{CLK} , P _{CLKN}		0	dBm
Clock frequency	F _{CLK}		2.5	GHz
Operating temperature range	T _{amb}	Commercial grade	0°C < T _{amb} < 70°C	°C
Storage temperature	T _{stg}		-65 to 150	°C

7.2 Timing Information

Figure 7-1. ADC Timing in Four-channel Mode, 1:1 DMUX Mode (for Each Channel)



Note: X refers to A, B, C and D



Figure 7-2. ADC Timing in Four-channel Mode, 1:2 DMUX Mode (for Each Channel)

Note: X refers to A, B, C and D.





Note: In two-channel mode, the two analog inputs can be applied on:

 - (AAI, AAIN) and (CAI, CAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on AHD0...AHD7 and BHD0...BHD7 and the ones corresponding to (CAI, CAIN) on CHD0...CHD7 and DHD0...DHD7

- or (AAI, AAIN) and (DAI, DAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on AHD0...AHD7 and BHD0...BHD7 and the ones corresponding to (DAI, DAIN) on CHD0...CHD7 and DHD0...DHD7
- or (BAI, BAIN) and (CAI, CAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on AHD0...AHD7 and BHD0...BHD7 and the ones corresponding to (CAI, CAIN) on CHD0...CHD7 and DHD0...DHD7
- or (BAI, BAIN) and (DAIN, DAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on AHD0...AHD7 and BHD0...BHD7 and the ones corresponding to (DAI, DAIN) on CHD0...CHD7 and DHD0...DHD7





Note:

- AAI, AAIN) and (CAI, CAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on ALD0...ALD7, AHD0...AHD7 and BLD0...BLD7, BHD0...BHD7 and the ones corresponding to (CAI, CAIN) on CLD0...CLD7, CHD0...CHD7 and DLD0...DLD7, DHD0...DHD7
- or (AAI, AAIN) and (DAI, DAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on ALD0...ALD7, AHD0...AHD7 and BLD0...BLD7, BHD0...BHD7 and the ones corresponding to (DAI, DAIN) on CLD0...CLD7, CHD0...CHD7 and DLD0...DLD7, DHD0...DHD7
- or (BAI, BAIN) and (CAI, CAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on ALD0...ALD7, AHD0...AHD7 and BLD0...BLD7, BHD0...BHD7 and the ones corresponding to (CAI, CAIN) on CLD0...CLD7, CHD0...CHD7 and DLD0...DLD7, DHD0...DHD7
- or (BAI, BAIN) and (DAIN, DAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on ALD0...ALD7, AHD0...AHD7 and BLD0...BLD7, BHD0...BHD7 and the ones corresponding to (DAI, DAIN) on CLD0...CLD7, CHD0...CHD7 and DLD0...DLD7, DHD0...DHD7





Note: In one-channel mode, the analog input can be applied on (AAI,AAIN), (BAI, BAIN), (CAI, CAIN) or (DAI, DAIN). The choice is made via the SPI in the control register.



Figure 7-6. ADC Timing in One-channel Mode, 1:2 DMUX Mode

Note: In one-channel mode, the analog input can be applied on (AAI,AAIN), (BAI, BAIN), (CAI, CAIN) or (DAI, DAIN). The choice is made via the SPI in the control register.

8. Coding

Table 8-1.	ADC Coding Table
------------	------------------

			Digital	Dutput			
Differential analog input	Voltage level	Bina MSBLSB	ary Out-of-range	Gra MSBLSB	ay Out-of-range		
> + 250.25 mV	>Top end of full scale + ½ LSB	11111111	1	11111111	1		
+250.25 mV + 249.75 mV	Top end of full scale + ½ LSB Top end of full scale - ½ LSB	11111111 11111110	0 0	11111111 11111110	0 0		
+125.25 mV + 124.75 mV	3/4 full scale + ½ LSB 3/4 full scale - ½ LSB	11000000 10111111	0 0	11000000 10111111	0 0		
+0.25 mV- 0.25 mV	Mid scale + ½ LSB Mid scale - ½ LSB	10000000	0 0	10000000	0 0		
–124.75 mV – 124.25 mV	1/4 full scale + ½ LSB 1/4 full scale – ½ LSB	0100000000000111111	0 0	0100000000000111111	0 0		
-249.75 mV - 250.25 mV	Bottom end of full scale + ½ LSB Bottom end of full scale –½ LSB	00000001	0 0	00000001	0 0		
< – 250.25 mV	< Bottom end of full scale -1/2 LSB	00000000	1	00000000	1		

9. Pin Description

9.1 Pinout View (Bottom View)

												-					-							
AD	GND	VCC	BLD6	BLD7	BLOR	GND	DiodA	tdreadyp	tdcop	trigp	SYNCP	CLK	CLKN	scan0	scan2	sclk	mosi	Res50	GND	CLOR	CLD7	CLD6	VCC	GND
AC	GND	VCC	BLD6N	BLD7N	BLORN	GND	DiodC	tdreadyn	tdcon	trign	SYNCN	GND	GND	scan1	rstn	csn	miso	Res62	GND	CLORN	CLD7N	CLD6N	VCC	GND
AB	BHOR	BHORN	VCC	GND	VCC	GND	VCC	GND	GND	vcc	VCCD	GND	GND	VCC	VCC	GND	GND	VCC	GND	VCC	GND	VCC	CHORN	CHOR
AA	BHD7	BHD7N	VCC	GND	VCCO	VCC	VCC	GND	GND	VCC	VCCD	GND	GND	VCC	VCC	GND	GND	VCC	VCC	VCCO	GND	VCC	CHD7N	CHD7
Y	BHD6	BHD6N	VCCO	GND	GND	vcco	VCC	GND	GND	vcc	VCCD	GND	GND	VCC	VCC	GND	GND	VCC	VCCO	GND	GND	VCCO	CHD6N	CHD6
w	BHD5	BHD5N	VCCO	GND	GND							-	•				-			GND	GND	VCCO	CHD5N	CHD5
v	BHD4	BHD4N	BI D5	BI D5N	GND	1														GND	CI D5N	CI D5	CHD4N	CHD4
	BHD3	BHD3N	BI D4	BI D4N	VCCO															VCCO	CI D4N	CI D4	CHD3N	CHD3
т	BHD2	BHD2N	BLD3	BLD3N	GND	1														GND	CLD3N	CLD3	CHD2N	CHD2
	BHD1	BHD1N	BI D2	BI D2N	VCC	1										1				VCC	CI D2N	CI D2	CHD1N	CHD1
	BHDO	BHDON	BLD1		GND	1														GND			CHDON	СНОО
г N					VCC															VCC				CDB
IN M					VCC															VCC				
M			ALDU	ALDUN																			DURN	DUR
L			ALDO																	GND				
л			ALD2	ALDZIN	000															000		DLD2		
J	AHD2	AHD2N	ALD3	ALD3N	GND															GND	DLD3N	DLD3	DHD2N	DHD2
Н	AHD3	AHD3N	ALD4	ALD4N	VCCO															VCCO	DLD4N	DLD4	DHD3N	DHD3
G	AHD4	AHD4N	ALD5	ALD5N	GND															GND	DLD5N	DLD5	DHD4N	DHD4
F	AHD5	AHD5N	VCCO	GND	GND															GND	GND	VCCO	DHD5N	DHD5
E	AHD6	AHD6N	VCCO	GND	GND	VCCO	VCC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC	VCCO	GND	GND	VCCO	DHD6N	DHD6
D	AHD7	AHD7N	VCC	GND	VCCO	VCC	VCC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC	VCC	VCCO	GND	VCC	DHD7N	DHD7
С	AHOR	AHORN	VCC	GND	VCC	VCC	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC	VCC	GND	VCC	DHORN	DHOR
В	GND	VCC	ALD6N	ALD7N	ALORN	GND	GND	GND	GND	GND	GND	CMIRefAE	CMIRefC	GND	GND	GND	GND	GND	GND	DLORN	DLD7N	DLD6N	VCC	GND
А	GND	VCC	ALD6	ALD7	ALOR	GND	AAI ~	AAIN	GND	BAI	BAIN	GND	GND	CAI	CAIN	GND	DAI	DAIN	GND	DLOR	DLD7	DLD6	VCC	GND
	I	2	3	4	5	vcc=3.3V	, '	8	9	VCCO = 1	.8V	12	13	14 VCCD = 1	.8V	16	17	18	19	20	21	22	23	24

9.2 Pinout Table

Table 9-1.Pinout Table

Pin Label	Pin Number	Description
Power supplies	5	
GND	A1, A6, A9, A12, A13, A16, A19 A24, B1, B6, B7, B8, B9, B10, B11, B14, B15, B16, B17, B18, B19, B24, C4, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C21, D4, D8, D9, D10, D11, D12, D13, D14, D15, D16, D17, D21, E8, E9, E10, E11, E12, E13, E14, E15, E16, E17, J5, J20, L5, L20, P5, P20, T5, T20, Y8, Y9, Y12, Y13, Y16, Y17, AA4, AA8, AA9, AA12, AA13, AA16, AA17, AA21, AB4, AB6, AB8, AB9, AB12, AB13, AB16, AB17, AB19, AB21, AC1, AC6, AC12, AC13, AC19, AC24, AD1, AD6, AD19, AD24, E4, E5, E20, E21, F4, F5, F20, F21, G5, G20, V5, V20, W4, W5, W20, W21, Y4, Y5, Y20, Y21	Ground
VCC	A2, A23, B2, B23, C3, C5, C6C19, C20, C22, D3, D6, D7, D18, D19, D22, E7, E18, K5, K20, M5, M20, N5, N20, R5, R20, Y7, Y10, Y15, Y18, AA3, AA6, AA7, AA10, AA15, AA18, AA19, AA22, AB3, AB5, AB7, AB10, AB15, AB18, AB20, AB22, AC2, AC23, AD2, AD23, AA14, AB14, Y14	Analog + SPI pads power supply (3.3V)
VCCD	Y11, AB11, AA11	Digital power supply (1.8V)
vcco	D5, D20, E3, E6, E19, E22, F3, F22, H5, H20, U5, U20, W3, W22, Y3, Y6, Y19, Y22, AA5, AA20	Output power supply (1.8V)
Clock signal		
CLK	AD12	In phase input clock signal
CLKN	AD13	Out of phase input clock signal
Analog input si	gnals	
AAI	A7	In phase analog input channel A
AAIN	A8	Out of phase analog input channel A
BAI	A10	In phase analog input channel B
BAIN	A11	Out of phase analog input channel B
CAI	A14	In phase analog input channel C
CAIN	A15	Out of phase analog input channel C
DAI	A17	In phase analog input channel D
DAIN	A18	Out of phase analog input channel D

Pin Label	Pin Number	Description
Digital output s	ignals	
ALD0	M3	
ALD1	L3	
ALD2	К3	
ALD3	J3	Channel A port L in-phase output data
ALD4A	H3	Channel A port E in-phase output data
LD5	G3	
ALD6	A3	
ALD7	A4	
ALDON	M4	
ALD1N	L4	
ALD2N	K4	
ALD3N	J4	Channel A part L out of phase output data
ALD4N	H4	Channel A port E out-or-phase output data
ALD5N	G4	
ALD6N	B3	
ALD7N	B4	
ALOR	A5	Channel A part I aut of range hit
ALORN	B5	Channel A port L out-oi-range bit
AHD0	L1	
AHD1	K1	
AHD2	J1	
AHD3	H1	Channel A part H in phase output data
AHD4	G1	Channel A port H In-phase output data
AHD5	F1	
AHD6	E1	
AHD7	D1	
AHDON	L2	
AHD1N	K2	
AHD2N	J2	
AHD3N	H2	Channel A port H out of phase output data
AHD4N	G2	Channel A port in out-or-phase output data
AHD5N	F2	
AHD6N	E2	
AHD7N	D2	
AHOR	C1	Channel A part H aut of range hit
AHORN	C2	Ghannel A port H out-oi-range bit
ADR	M1	
ADRN	M2	Спаппеі А оцриї сюск

Table 9-1. Pinout Table (Continued)

BLD0N3BLD1P3BLD2R3BLD3T3BLD4U3BLD5V3BLD5AD3BLD7AD4BLDN1P4BLD3T4BLD3T4BLD3T4BLD3V4BLD5Channel B port L out-of-phase output dataBLD7A4BLD7AD4BLD7AD4BLD7AD4BLD7AD4BLD7AD4BLD7AD4BLD7AD4BLD7AD4BLD7AC4BLD8AC3BLD7AC4BLD7P1BHD1R1BHD2T1BHD2T1BHD3V1BHD4V1BHD5W1BHD6Y1BHD6Y1	Pin Label	Pin Number	Description
BLD1P3BLD2R3BLD3T3BLD4U3BLD5V3BLD6AD3BLD7AD4BLD0NN4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD5NAC3BLD7AC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1BHD6Y1	BLD0	N3	
BLD2R3 BLD3R3 T3BLD4U3Channel B port L in-phase output dataBLD5V3BLD6AD3BLD7AD4BLD0NN4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD5NAC3BLD7NAC4BLD7NAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1BHD6Y1	BLD1	P3	
BLD3T3 BLD4Channel B port L in-phase output dataBLD5V3BLD6AD3BLD7AD4BLD0NN4BLD1NP4BLD2NR4BLD3NT4BLD4U4BLD5NV4BLD6NAC3BLD6NAC3BLD7NAC4BLD7NAC4BLD7NAC4BLD7NAC5BHD0P1BHD1R1BHD2T1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1BHD6Y1	BLD2	R3	
BLD4U3Channel B port L in-phase output dataBLD5V3BLD6AD3BLD7AD4BLD0NN4BLD1NP4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAC5BLORNAC5BLD2T1BHD2T1BHD2T1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1BHD6Y1BHD6Y1	BLD3	Т3	Channel B next L in phase sutnut data
BLD5V3BLD6AD3BLD7AD4BLD7AD4BLD7AD4BLD7R4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD5NAC3BLD7NAC4BLO8AC5BHD0P1BHD1R1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD4	U3	Channel B port L in-phase output data
BLD6AD3BLD7AD4BLD7AD4BLD0NN4BLD1NP4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD5Y1	BLD5	V3	
BLD7AD4BLD0NN4BLD0NP4BLD1NP4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAD5BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD5V1BHD6Y1	BLD6	AD3	
BLD0NN4BLD1NP4BLD2NR4BLD3NT4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAC5BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD3U1BHD4Y1BHD5W1BHD6Y1	BLD7	AD4	
BLD1NP4BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAD5BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLDON	N4	
BLD2NR4BLD3NT4BLD4NU4BLD5NV4BLD6NAC3BLD7NAC4BLORAC3BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD1N	P4	
BLD3NT4Channel B port L out-of-phase output dataBLD4NU4Channel B port L out-of-phase output dataBLD5NV4Channel B port L out-of-phase output dataBLD6NAC3Channel B port L out-of-range bitBLORAD5Channel B port L out-of-range bitBLORNAC5Channel B port L out-of-range bitBHD0P1FranceBHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD2N	R4	
BLD4NU4Channel B port L out-of-phase output dataBLD5NV4BLD6NAC3BLD7NAC4BLORAD5 BLORNBLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD3N	T4	
BLD5NV4BLD6NAC3BLD7NAC4BLORAD5 AC5BLORNAC5BHD0P1 BHD1BHD2T1 BHD3BHD3U1BHD4V1BHD5W1BHD6Y1	BLD4N	U4	Channel B port L out-of-phase output data
BLD6NAC3BLD7NAC4BLORAD5BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD5N	V4	
BLD7NAC4BLORAD5BLORNAC5BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD6N	AC3	
BLOR BLORNAD5 AC5Channel B port L out-of-range bitBHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLD7N	AC4	
BLORNAC5Channel B port L out-or-range bitBHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLOR	AD5	
BHD0P1BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BLORN	AC5	Channel B port L out-of-range bit
BHD1R1BHD2T1BHD3U1BHD4V1BHD5W1BHD6Y1	BHD0	P1	
BHD2 T1 BHD3 U1 BHD4 V1 BHD5 W1 BHD6 Y1	BHD1	R1	
BHD3 U1 Channel B port H in-phase output data BHD4 V1 Channel B port H in-phase output data BHD5 W1 HD6 BHD6 V1 HD6	BHD2	T1	
BHD4 V1 BHD5 W1 BHD6 Y1	BHD3	U1	
BHD5 W1 BHD6 Y1	BHD4	V1	Channel B port H In-phase output data
BHD6 Y1	BHD5	W1	
	BHD6	Y1	
BHD7 AA1	BHD7	AA1	
BHDON P2	BHD0N	P2	
BHD1N R2	BHD1N	R2	
BHD2N T2	BHD2N	T2	
BHD3N U2	BHD3N	U2	
BHD4N V2 Channel B port H out-of-phase output data	BHD4N	V2	Channel B port H out-of-phase output data
BHD5N W2	BHD5N	W2	
BHD6N Y2	BHD6N	Y2	
BHD7N AA2	BHD7N	AA2	
BHOR AB1	BHOR	AB1	
BHORN AB2 Channel B port H out-of-range bit	BHORN	AB2	Channel B port H out-of-range bit
BDR N1	BDR	N1	
BDRN N2 Channel B output clock	BDRN	N2	Channel B output clock

Pin Label	Pin Number	Description			
CLD0	N22				
CLD1	P22				
CLD2	R22				
CLD3	T22	Channel C north in phase output date			
CLD4	U22	Channel C port L in-phase output data			
CLD5	V22				
CLD6	AD22				
CLD7	AD21				
CLDON	N21				
CLD1N	P21				
CLD2N	R21				
CLD3N	T21				
CLD4N	U21	Channel C port L out-of-phase output data			
CLD5N	V21				
CLD6N	AC22				
CLD7N	AC21				
CLOR	AD20				
CLORN	AC20	Channel C port L out-of-range bit			
CHD0	P24				
CHD1	R24				
CHD2	T24				
CHD3	U24	Channel C next II in phase subsut date			
CHD4	V24	Channel C port H In-phase output data			
CHD5	W24				
CHD6	Y24				
CHD7	AA24				
CHD0N	P23				
CHD1N	R23				
CHD2N	T23				
CHD3N	U23				
CHD4N	V23	Channel C port H out-of-phase output data			
CHD5N	W23				
CHD6N	Y23				
CHD7N	AA23				
CHOR	AB24	Observed O next II Out of your set hit			
CHORN	AB23	Ghannel C port H Out of range bit			
CDR	N24	Channel C Output clock			
CDRN	N23				

Table 9-1. Pinout Table (Continued)

Pin Label	Pin Number	Description
DLD0	M22	
DLD1	L22	
DLD2	K22	
DLD3	J22	Channel D part L in phase output data
DLD4	H22	Charmer D port E in-priase output data
DLD5	G22	
DLD6	A22	
DLD7	A21	
DLD0N	M21	
DLD1N	L21	
DLD2N	K21	
DLD3N	J21	Channel D port L out-of-phase output data
DLD4N	H21	
DLD5N	G21	
DLD6N	B22	
DLD7N	B21	
DLOR	A20	Channel D port L out-of-range bit
DLORN	B20	
DHD0	L24	
DHD1	K24	
DHD2	J24	
DHD3	H24	Channel D port H in-phase output data
DHD4	G24	
DHD5	F24	
DHD6	E24	
DHD7	D24	
DHD0N	L23	
DHD1N	K23	
DHD2N	J23	
DHD3N	H23	Channel D port H in-phase output data
DHD4N	G23	
DHD5N	F23	
DHD6N	E23	
DHD7N	D23	
DHOR	C24	Channel D port H out of range hit
DHORN	C23	Channel D port H out-of-range bit
DDR	M24	Channel D autnut alack
DDRN	M23	Channel D output clock
SPI signals		
csn	AC16	Chip Select (Active low)
sclk	AD16	SPI Clock
mosi	AD17	Master Out Slave In SPI Input
miso	AC17	Master In Slave Out SPI Output
		•

 Table 9-1.
 Pinout Table (Continued)

Table 9-1. Pinout Table (Continued)

Pin Number	Description
AC15	
AD14 AC14 AD15	Scan mode signals Pull up to VCC
AC11 AD11	Synchronization signal
AD18 AC18	50Ω and 62Ω reference resistor input
B12 B13	Output reference for channel A-B and C-D Input Common mode
AD7 AC7	Temperature diode Anode and Cathode
AD10 AC10 AD8 AC8 AD9	Reserved pins LEAVE FLOATING
	Pin Number AC15 AD14 AC15 AD14 AC14 AD15 AC11 AD11 AD18 AC18 B12 B13 AD7 AC7 AD10 AC10 AD8 AC8 AD9 AC9

10. QUAD ADC Package Information EBGA 31 × 31



Figure 10-1. EBGA Package

11. Ordering Information

 Table 11-1.
 Ordering Information

Part Number	Package	Temperature Range	Screening Level	Comments
EVX8AQ160TPY	EBGA380 RoHS	Ambient	Prototype	
EV8AQ160CTPY	EBGA380 RoHS	Commercial <i>C</i> grade 0°C < T _{amb} < 70°C	Standard	
EV8AQ160TPY-EB	EBGA380 RoHS	Ambient	Prototype	Evaluation board

e2v

How to reach us

Home page: www.e2v.com

Sales Office:

Northern Europe e2v Itd

106 Waterhouse Lane Chelmsford Essex CM1 2QU England Tel: +44 (0)1245 493493 Fax:: +44 (0)1245 492492 E-Mail: enquiries@e2v.com

Southern Europe

e2v sas 16 Burospace F-91572 Bièvres Cedex France Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529 E-Mail: enquiries-fr@e2v.com

Germany and Austria

e2v gmbh Industriestraße 29 82194 Gröbenzell Germany Tel: +49 (0) 8142 41057-0 Fax:: +49 (0) 8142 284547 E-Mail: enquiries-de@e2v.com

Americas e2v inc. 4 Westchester Plaza Elmsford NY 10523-1482 USA Tel: +1 (914) 592 6050 or 1-800-342-5338, Fax:: +1 (914) 592-5148 E-Mail: enquiries-na@e2v.com

Asia Pacific

e2v Bank of China Tower 30th floor office 7 1 Garden Rd Central Hong Kong Tel: +852 2251 8227/8/9 Fax: +852 2251 8238 E-Mail: enquiries-hk@e2v.com

Product Contact:

e2v Avenue de Rochepleine BP 123 - 38521 Saint-Egrève Cedex France Tel: +33 (0)4 76 58 30 00 Hotline: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.