## e2V

## EV10AQ190

## Low power QUAD 10-bit 1.25 Gsps ADC operating up to 5 Gsps

## Datasheet - Preliminary

## Main Features

- Quad ADC with 10-bit resolution using true e2v single core technology
- 1.25 Gsps Sampling Rate in 4-channel mode
- 2.5 Gsps Sampling Rate in 2-channel mode
- 5 Gsps Sampling Rate in 1-channel mode
- Built-in four-by-four Cross Point Switch
- Single 2.5 GHz Differential Symmetrical Input Clock
- 500 mV pp Analog Input (Differential AC or DC Coupled)
- ADC Master Reset (LVDS)
- Double Data Rate Output Protocol
- LVDS Output format
- Digital Interface (SPI) with Reset Signal:
- Channel Mode Selection
- Selectable bandwidth (2 available settings)
- Gain, Offset, Phase Control

- Standby Mode (full or partial)
- Binary or Gray Coding Selection
- Test Modes (ramp, flashing "1")
- Power Supplies: single 3.3V (1.8V Outputs)
- Reduced clock induced transients on power supply pins due to BiCMOS Silicon technology
- Power Dissipation: 1.4W per channel
- EBGA380 Package (RoHS, 1.27 mm Pitch)


## Performance

- Selectable Full Power Input Bandwidth (-3 dB) up to 3 GHz (4-2-1 channel mode)
- Band flatness: $\pm 0.5 \mathrm{~dB}$ from DC to $30 \%$ of full Power Input bandwidth
- Channel-To-Channel Isolation: > 60 dB
- 4-channel mode (Fsampling = 1.25 Gsps, -1 dBFS)
- $\quad$ ENOB $=8.8 \mathrm{bit}, \mathrm{SFDR}=65 \mathrm{dBc}$, SNR $=56 \mathrm{~dB}, \mathrm{DNL}= \pm 0.3 \mathrm{LSB}, \mathrm{INL}= \pm 1.5 \mathrm{LSB}$ (Fin= 100 MHz )
- $\quad \mathrm{ENOB}=8.5 \mathrm{bit}$, SFDR $=63 \mathrm{dBc}, \mathrm{SNR}=54 \mathrm{~dB}($ Fin $=620 \mathrm{MHz})$
- $\quad \mathrm{ENOB}=7.8 \mathrm{bit}, \mathrm{SFDR}=57 \mathrm{dBc}, \mathrm{SNR}=50 \mathrm{~dB}($ Fin= 1.2 GHz$)$
- 2-channel mode or 1-channel mode (Fsampling = 2.5 Gsps and 5 Gsps respectively)
- $\quad \mathrm{ENOB}=8.7 \mathrm{bit}, \mathrm{SFDR}=63 \mathrm{dBc}, \mathrm{SNR}=56 \mathrm{~dB}, \mathrm{DNL}= \pm 0.3 \mathrm{LSB}, \mathrm{INL}= \pm 1.5 \mathrm{LSB}$ (Fin= 100 MHz )
- $\quad \mathrm{ENOB}=8.4 \mathrm{bit}, \mathrm{SFDR}=61 \mathrm{dBc}, \mathrm{SNR}=54 \mathrm{~dB}($ Fin= 620 MHz$)$
- $\quad \mathrm{ENOB}=7.7 \mathrm{bit}, \mathrm{SFDR}=55 \mathrm{dBc}, \mathrm{SNR}=50 \mathrm{~dB}($ Fin= 1.2 GHz$)$
- BER: $10^{-16}$ at Full speed
- Band flatness: $\pm 0.5 \mathrm{~dB}$ from DC to $30 \%$ of full Power Input bandwidth
- Low pipe line delay: 4-channel: 9 cycles, 2-channel:9-10 cycles, -channel: $8.5-10$ cycles


## Applications

- Direct RF Down conversion
- Ultra Wideband Satellite Digital Receiver
- 16 Gbps pt-pt microwave receivers
- High energy Physics
- Automatic Test Equipment
- High Speed Test Instrumentation


## 1 Block Diagram

Figure 1 Simplified Block Diagram


## 2 Description

The Quad ADC is made up of four 10-bit ADC cores which can be considered independently (4channel mode) or grouped by $2 \times 2$ cores (2-channel mode with the ADCs interleaved two by two) or 1 -channel mode (where all four ADCs are all interleaved together).

All four ADCs are clocked by the same external input clock signal and controlled via an industry standard SPI (Serial Peripheral Interface). An analog multiplexer (Cross point Switch) is used to select the analog inputs depending on the mode the Quad ADC is used in.

The Clock Circuit is common to all four ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter sinewave signal. In this block, the external clock signal is then divided by two in order to generate the internal sampling clocks:

- in 4-channel mode, the same 1.25 GHz clock is directed to all four ADC cores and T/H;
- in 2-channel mode, the in-phase 1.25 GHz clock is sent to ADC A or C and the inverted 1.25 GHz clock is sent to ADC B or D, while the analog input is sent to both ADCs, resulting in an interleaved mode with an equivalent sampling frequency of 2.5 Gsps ;
- in 1-channel mode, the in-phase 1.25 GHz clock is sent to ADC A while the inverted 1.25 GHz clock is sent to ADC B , the in-phase 1.25 GHz clock is delayed by $90^{\circ}$ to generate the clock for ADC C and the inverted 1.25 GHz clock is delayed by $90^{\circ}$ to generate the clock for ADC D, resulting in an interleaved mode with an equivalent sampling frequency of 5 Gsps.

Several adjustments for the sampling delay and the phase are included in this clock circuit to ensure a proper phase relation between the different clocks generated internally from the 2.5 GHz clock.

The Cross point switch (Analog MUX) is common to all ADCs. It allows to select which analog input has been chosen by the user:

- in 4-channel mode, each analog input is sent to the corresponding ADC (AAI to ADC A, BAI to ADC B, CAI to ADC C and DAI to ADC D);
- in 2-channel mode, one can consider that there 2 two independent ADCs composed of ADC $A$ and $B$ for the first one and of ADC $C$ and $D$ for the second one; the two analog inputs can be applied on AAI or on BAI for the first ADC (in which case, the signal is redirected internally to the second ADC of the pair - ie. B or A respectively) and on CAI or DAI (in which case, the signal is redirected internally to the second ADC of the pair - ie. D or C respectively);
- in 1-channel mode, one analog input is chosen among AAI, BAI, CAI and DAI and then sent to all four ADCs.

Figure 2 4-channel mode configuration


Note: Refer to Figure 8
ADC Timing in 4-Channel mode
Figure 3 2-channel mode configuration (Analog input $A$ and Analog input C)


Note: refer to Figure 9
ADC Timing in 2-Channel mode

Figure 4 2-channel mode configuration (Analog input $A$ and Analog input D)


Note: refer to Figure 9
ADC Timing in 2-Channel mode
Figure 5 2-channel mode configuration (Analog input $B$ and Analog input $C$ )


Note: refer to Figure 9
ADC Timing in 2-Channel mode

Figure 6 2-channel mode configuration (Analog input B and Analog input D)


Note: Refer to Figure 9
ADC Timing in 2-Channel mode

Figure 7 1-channel mode configuration


Notes: 1. Refer to Figure 10 ADC Timing in 1-Channel mode
2. For simplification purpose of the timer circuit, the temporary order of ports for sampling is A

C B D, therefore sampling order at output port is as follows:
A: $\mathrm{N}, \mathrm{N}+4, \mathrm{~N}+8, \mathrm{~N}+12 \ldots$
C: $N+1, N+5, N+9 \ldots$
B: $N+2, N+6, N+10 \ldots$
D: $N+3, N+7, N+11 \ldots$
The T/H (Track and Hold) is located after the Cross Point Switch and before the ADC cores. This block is used to track the data when the internal sampling clock is low and to hold the data when the internal sampling clock is high. This stage has a gain of 2 .

The ADC cores are all the same for the four ADCs. They include a quantifier block as well as a fast logic block composed of regenerating latches and the Binary/Gray decoding block.

The SPI block provides the digital interface for the digital controls of the ADCs. All the functions of the ADC are contained in the SPI registers and controlled via this SPI (channel selection, standby mode, Binary or Gray coding, Offset Gain and Phase adjust..).

The Output buffers are LVDS compatible. They should be terminated using a $100 \Omega$ external termination resistor.

The ADC SYNC buffer is also LVDS compatible. When active, the SYNC signal makes the output clock signals go low. The output data are undetermined during the reset and until the output clock restarts.
When the SYNC signal is released, the output clock signals restart after TDR + pipeline delay + a certain number of input clock cycles which is programmed via the SPI in the SYNC register (from min delay to min delay $+15 \times 2$ input clock cycles).

A Diode for the die junction temperature monitoring is implemented using a diode-mounted transistor but not connected to the die: both cathode and anode are accessible externally.

Eight DACs for the gain and the offset controls are included in the design and are addressed through the SPI:

- Offset DACs come into play close to the cross point switch;
- Gain DACs come into play on the biasing of the reference ladders of each ADC core. These DACs have a resolution of 10-bit and will allow the control via the SPI of the offset and gain of the ADCs:
- Gain adjustment on 1024 steps, $\pm 10 \%$ range;
- Offset adjustment on 1024 steps, $\pm 40 \mathrm{mV}$ range ( 1 step is about $80 \mu \mathrm{~V}$ or $0,16 \mathrm{LSB}$ )

Four DACs for fine phase control are included in the design and are addressed through the SPI, they have an 10-bit resolution, and a tuning range of $\pm 15 \mathrm{ps}$ ( 1 step is about 30 fs ).

## 3 Specifications

### 3.1. Absolute Maximum Ratings

Table 1. Absolute Maximum ratings

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Positive supply voltage (analog core + SPI pads) | $\mathrm{V}_{\mathrm{cc}}$ | 4 | V |
| Positive Digital supply voltage | $\mathrm{V}_{\text {CCD }}$ | 2.5 | V |
| Positive Digital supply voltage | $\mathrm{V}_{\text {cco }}$ | 2.5 | V |
| Maximum difference between $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{cco}}$ | $\mathrm{V}_{\mathrm{cc}}$ to $\mathrm{V}_{\mathrm{cco}}$ | 1.6 | V |
| Maximum difference between $\mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCO}}$ | $\mathrm{V}_{\text {CcD }}$ to $\mathrm{V}_{\mathrm{Cco}}$ | 0.3 | V |
| Analog input voltages | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {INN }}$ | TBD | V |
| Maximum difference between $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {INN }}$ | $\mathrm{V}_{\text {IN }}$ - $\mathrm{V}_{\text {INN }}$ | TBD | V |
| Clock input voltage | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ | TBD | V |
| Maximum difference between $\mathrm{V}_{\text {CLK }}$ and $\mathrm{V}_{\text {CLKN }}$ | $\mathrm{V}_{\text {CLK }} . \mathrm{V}_{\text {CLKN }}$ | TBD | Vpp |
| Junction Temperature | $\mathrm{T}_{J}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note: Absolute maximum ratings are limiting values (referenced to GND $=0 \mathrm{~V}$ ), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.
All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.

### 3.2. Recommended Conditions Of Use

Table 2. Recommended Conditions of Use

| Parameter | Symbol | Comments | Recommended Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | Includes SPI pads | 3.3 | V |
| Positive digital supply voltage | $\mathrm{V}_{\text {cCD }}$ | Digital parts | 1.8 | V |
| Positive Output supply voltage | $\mathrm{V}_{\text {cco }}$ | Output buffers | 1.8 | V |
| Differential analog input voltage (Full Scale) | $\begin{aligned} & V_{\text {IN }}, V_{\text {INN }} \\ & V_{\text {IN }}-V_{\text {INN }} \end{aligned}$ |  | $\begin{gathered} \pm 250 \\ 500 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mVpp} \end{gathered}$ |
| Clock input power level | $\mathrm{P}_{\text {CLK }} \mathrm{P}_{\text {CLKN }}$ |  | 0 | dBm |
| Digital CMOS input | $V_{D}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} \hline 0 \\ \mathrm{Vcc} \end{gathered}$ | V |
| Clock frequency | Fc | For operation at 1.25 Gsps in 4-channel mode or 2.5 Gsps in 2-channel mode or 5 Gsps in 1-channel mode | $\leq 2.5$ | GHz |
| Operating Temperature Range | Ta | Commercial "C" grade Industrial « V » grade | $\begin{gathered} 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |

### 3.3. Electrical Characteristics for supplies, Inputs and Outputs

Unless otherwise specified:
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCD}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=1.8 \mathrm{~V}$
-1 dBFS Analog input (Full Scale Input: $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}=500 \mathrm{mVpp}$ )
Clock input differentially driven; analog input differentially driven.
Default mode: 4-channel mode ON, Binary output data format, Standby mode OFF, Full bandwidth
Table 3. Electrical characteristics for Supplies, Inputs and Outputs

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Power Supply voltage <br> - Analog (and SPI pads) <br> - Digital <br> - Output |  | $V_{C C}$ <br> $V_{C C D}$ <br> $\mathrm{V}_{\mathrm{cco}}$ |  | $\begin{aligned} & 3.3 \\ & 1.8 \\ & 1.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Power Supply current <br> - Analog (and SPI pads) <br> - Digital <br> - Output |  | $I_{C C}$ <br> $I_{C C D}$ <br> Icco |  | $\begin{gathered} 1.6 \\ 3 \\ 200 \\ \hline \end{gathered}$ |  | A <br> mA <br> mA |
| Power Supply current (full standby mode) <br> - Analog (and SPI pads) <br> - Digital <br> - Output |  | $I_{C C}$ <br> $I_{C C D}$ <br> $I_{\mathrm{CCO}}$ |  | $\begin{gathered} 890 \\ 3 \\ 110 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Supply current (partial standby mode) <br> - Analog (and SPI pads) <br> - Digital <br> - Output |  | $I_{C C}$ <br> $I_{\text {CCD }}$ <br> Icco |  | $\begin{gathered} 190 \\ 3 \\ 20 \\ \hline \end{gathered}$ |  | A |
| Power dissipation <br> Default mode <br> Full Standby mode <br> Partial Standby mode (2 channels) |  | $P_{\text {D }}$ |  | $\begin{gathered} 5.65 \\ 0.6 \\ 3.15 \\ \hline \end{gathered}$ |  | $\begin{aligned} & W \\ & W \\ & W \\ & W \end{aligned}$ |
| DATA INPUTS |  |  |  |  |  |  |
| Input Common Mode |  | $V_{\text {ICM }}$ |  | 1.6V |  | V |
| Full Scale Input Voltage range (differential mode) |  | $\begin{gathered} \mathrm{V}_{\text {IN }} \\ \mathrm{V}_{\text {INN }} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 250 \\ & 250 \\ & \hline \end{aligned}$ |  | mVpp <br> mVpp |
| Input swing |  | $\mathrm{V}_{\text {INN }}-\mathrm{V}_{\text {IN }}$ |  | 500 |  | mVpp |
| Analog input capacitance (die) |  | $\mathrm{C}_{\text {IN }}$ |  | 0.5 |  | pF |
| Input Resistance (differential) |  | $\mathrm{R}_{\text {IN }}$ |  | 100 |  | $\Omega$ |
| CLOCK INPUTS |  |  |  |  |  |  |
| Source Type |  | Differential Sinewave |  |  |  |  |
| Clock input common mode voltage |  | $\mathrm{V}_{\mathrm{CM}}$ |  | 1.8 |  | V |
| Clock input power level (low phase noise sinewave input) <br> $100 \Omega$ differential, AC coupled signal |  | $\mathrm{P}_{\text {CLK }}$ | -9 | 0 | 2 | dBm |
| Clock input swing (differential voltage) - on each clock input |  | $V_{\text {CLK, }}$ <br> $V_{\text {CLKN }}$ | $\begin{aligned} & 150 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 450 \\ & 450 \\ & \hline \end{aligned}$ | $\begin{aligned} & 565 \\ & 565 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mVpp} \\ & \mathrm{mVpp} \end{aligned}$ |
| Clock input capacitance (die only) |  | $\mathrm{C}_{\text {CLK }}$ |  | 0.5 |  | pF |
| Clock input resistance (differential) |  | $\mathrm{R}_{\text {CLK }}$ |  | 100 |  | $\Omega$ |
| Clock Jitter (max. allowed on clock source) For 1 GHz sinewave analog input |  | Jitter |  |  | 150 | fs |
| Clock Duty Cycle requirement in 1-channel mode for performance |  | Duty Cycle | 48 | 50 | 52 | \% |
| Clock Duty Cycle requirement in 2-channel mode for performance |  | Duty Cycle | 40 | 50 | 60 | \% |
| Clock Duty Cycle requirement in 4-channel mode for performance |  | Duty Cycle | 40 | 50 | 60 | \% |
| SYNCP, SYNCN Signal |  |  |  |  |  |  |
| Logic Compatibility |  |  |  | LVDS |  |  |
| Differential input voltage Offset voltage |  | $\begin{gathered} \mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{ICM}} \end{gathered}$ | $\begin{aligned} & 100 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 350 \\ & 1.25 \end{aligned}$ | 2.25 | $\begin{gathered} \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |

EV10AQ190

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNCP, SYNCN input capacitance (die only) |  | CSYNC |  | 0.5 |  | pF |
| SYNCP, SYNCN input resistance |  | RSYNC |  | 100 |  | $\Omega$ |
| SPI |  |  |  |  |  |  |
| Logic compatibility |  |  | 3.3V CMOS |  |  |  |
| CMOS low level input voltage |  | VIL | 0 |  | $0.25 * V_{c c}$ | V |
| CMOS high level input voltage |  | $\mathrm{V}_{\text {IH }}$ | $0.75 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| CMOS low level output voltage (lolc $=2$ or 3 mA ) |  | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V |
| CMOS high level output voltage (lohc $=2$ or 3 mA ) |  | $\mathrm{V}_{\mathrm{OH}}$ | $0.8 * V_{\text {cc }}$ |  |  | V |
| CMOS low level input current (Vinc=0 V) |  | $1 / L$ |  |  | 0.7 | nA |
| CMOS high level input current (Vinc= $\mathrm{V}_{\mathrm{cc}}$ ) |  | $\mathrm{I}_{\mathrm{H}}$ |  |  | 165 | nA |
| DIGITAL DATA and DATA READY OUTPUTS (see Note) |  |  |  |  |  |  |
| Logic Compatibility |  |  | LVDS (over 100 ohm differential load) |  |  |  |
| Differential output voltage Offset voltage |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OD}} \\ & \mathrm{~V}_{\mathrm{OS}} \end{aligned}$ | $\begin{gathered} \hline 250 \\ 1.125 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 450 \\ 1.375 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |

Note: Differential output buffers impedance $=100 \Omega$ differential.

### 3.4. Converter Characteristics

Unless otherwise specified:
$\mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{C C D}=1.8 \mathrm{~V}, \mathrm{~V}_{C C O}=1.8 \mathrm{~V}$
-1 dBFS Analog input (Full Scale Input: $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{INN}}=500 \mathrm{mVpp}$ )
Clock input differentially driven; analog input differentially driven.
Default mode: 4-channel mode ON, Binary output data format, 1:2 DMUX ON, Standby mode OFF, full bandwidth

Table 4. DC Converter Characteristics

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Gain central value |  |  |  | TBD |  |  |
| Gain error drift |  |  |  | TBD |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Input offset voltage |  |  |  | TBD |  | mV |
| 4-Channel Mode (Fsampling = 1.25 Gsps, Fin = $95 \mathrm{KHz},-1 \mathrm{dBFS}$ ), for each channel |  |  |  |  |  |  |
| DNLrms |  | DNLrms |  | TBD |  | LSB |
| Differential non linearity |  | DNL+ |  | 0.3 |  | LSB |
| Differential non linearity |  | DNL- |  | -0.3 |  | LSB |
| Integral non linearity |  | INL- |  | 1.5 |  | LSB |
| Integral non linearity |  | INL+ |  | -1.5 |  | LSB |
| 2-Channel Mode (Fsampling = 2.5 Gsps, Fin = $95 \mathrm{KHz},-1 \mathrm{dBFS}$ ), for each channel |  |  |  |  |  |  |
| DNLrms |  | DNLrms |  | TBD |  | LSB |
| Differential non linearity |  | DNL+ |  | 0.3 |  | LSB |
| Differential non linearity |  | DNL- |  | -0.3 |  | LSB |
| Integral non linearity |  | INL- |  | 1.5 |  | LSB |
| Integral non linearity |  | INL+ |  | -1.5 |  | LSB |
| 1-Channel Mode (Fsampling = 5 Gsps , Fin = $95 \mathrm{KHz},-1 \mathrm{dBFS}$ ) |  |  |  |  |  |  |
| DNLrms |  | DNLrms |  | TBD |  | LSB |
| Differential non linearity |  | DNL+ |  | 0.3 |  | LSB |
| Differential non linearity |  | DNL- |  | -0.3 |  | LSB |
| Integral non linearity |  | INL- |  | 1.5 |  | LSB |
| Integral non linearity |  | INL+ |  | -1.5 |  | LSB |

Table 5. Dynamic Converter Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC ANALOG INPUTS (differentially driven) |  |  |  |  |  |  |
| Full Power Input Bandwidth in Full mode (BW = "1" in 0x01 register) <br> Full Power Input Bandwidth in Nominal mode (default mode - BW = " 0 " in 0x01 register) | FPBW |  | $\begin{aligned} & 3 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{GHz} \\ & \mathrm{GHz} \end{aligned}$ | 1,2 |
| Gain Flatness (over any 500 MHz band in full band mode setting BW = " 1 " in $0 \times 01$ register) | GF |  |  | TBD | dB |  |
| Input Voltage Standing Wave Ratio up to 3 GHz | VSWR |  | TBD |  |  | 3 |
| Crosstalk (Fin $=620 \mathrm{MHz}$ ) |  | 60 |  |  | dB |  |
| Dynamic Performance - 4-Channel Mode (Fsampling = 1.25 Gsps, -1 dBFS) for each channel |  |  |  |  |  |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Effective Number Of Bits $\begin{array}{ll} \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=100 \mathrm{MHz} \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=620 \mathrm{MHz} \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=1200 \mathrm{MHz} \\ \hline \end{array}$ | ENOB |  | $\begin{aligned} & 8.8 \\ & 8.5 \\ & 7.8 \\ & \hline \end{aligned}$ |  | Bit | 4 |
| Signal to Noise Ratio $\begin{array}{ll} \mathrm{Fs}=1.25 \mathrm{Gsps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{Gsps} & \text { Fin }=620 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{Gsps} & \text { Fin }=1200 \mathrm{MHz} \\ \hline \end{array}$ | SNR |  | $\begin{aligned} & 56 \\ & 54 \\ & 50 \\ & \hline \end{aligned}$ |  | dB | 4 |
| $\begin{array}{\|lc\|} \hline \text { Total Harmonic Distortion (25 Harmonics) } \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=100 \mathrm{MHz} \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=620 \mathrm{MHz} \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=1200 \mathrm{MHz} \\ \hline \end{array}$ | \|THD| |  | $\begin{aligned} & 63 \\ & 61 \\ & 56 \end{aligned}$ |  | dB | 4 |
| Spurious Free Dynamic Range $\begin{array}{ll} \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=100 \mathrm{MHz} \\ \mathrm{Fs}=1.25 \mathrm{Gsps} & \text { Fin }=620 \mathrm{MHz} \\ \text { Fs }=1.25 \mathrm{Gsps} & \text { Fin }=1200 \mathrm{MHz} \end{array}$ | \|SFDR| |  | $\begin{aligned} & 65 \\ & 63 \\ & 57 \end{aligned}$ |  | dBc | 4 |
| Two tone third order intermodulation distortion $\begin{aligned} & \text { Fs }=1.25 \mathrm{Gsps} \\ & \text { Fin1 }=490 \mathrm{MHz} ; \text { Fin2 }=495 \mathrm{MHz}[-7 \mathrm{dBFS}] \end{aligned}$ | \|IMD3| |  | 60 |  | dBFS | 4 |
| Dynamic Performance - 2-and 1-Channel Mode (Fsampling = 2.5 Gsps and 5 Gsps respectively, -1 dBFS) for each channel |  |  |  |  |  |  |
| Effective Number Of Bits $\begin{aligned} & \text { Fin }=100 \mathrm{MHz} \\ & \text { Fin }=620 \mathrm{MHz} \\ & \text { Fin }=1200 \mathrm{MHz} \end{aligned}$ | ENOB |  | $\begin{aligned} & 8.7 \\ & 8.4 \\ & 7.7 \end{aligned}$ |  | Bit | 4 |
| Signal to Noise Ratio $\begin{aligned} & \text { Fin }=100 \mathrm{MHz} \\ & \text { Fin }=620 \mathrm{MHz} \\ & \text { Fin }=1200 \mathrm{MHz} \end{aligned}$ | SNR |  | $\begin{aligned} & 56 \\ & 54 \\ & 50 \end{aligned}$ |  | dB | 4 |
| $\begin{aligned} & \text { Total Harmonic Distortion (25 Harmonics) } \\ & \text { Fin }=100 \mathrm{MHz} \\ & \text { Fin }=620 \mathrm{MHz} \\ & \text { Fin }=1200 \mathrm{MHz} \end{aligned}$ | \|THD| |  | $\begin{aligned} & 61 \\ & 59 \\ & 54 \end{aligned}$ |  | dB | 4 |
| Spurious Free Dynamic Range $\begin{aligned} & \text { Fin }=100 \mathrm{MHz} \\ & \text { Fin }=620 \mathrm{MHz} \\ & \text { Fin }=1200 \mathrm{MHz} \end{aligned}$ | \|SFDR| |  | 63 61 55 |  | dBc | 4 |
| Two tone third order intermodulation distortion <br> Fin1 $=490 \mathrm{MHz} ;$ Fin2 $=495 \mathrm{MHz}[-7 \mathrm{dBFS}]$ | \|IMD3| |  | 60 |  | dBFS | 4 |

Notes: 1. It is recommended to use the ADC in reduced bandwidth mode in order to minimize the noise in the ADC when allowed by the application.
2. These figures apply in all 4-/2- and 1-channel modes (interleaved and non interleaved modes)
3. Specified from DC up to 2.5 GHz input signal. Input VSWR is measured on a soldered device. It assumes an external $50 \Omega \pm 2 \Omega$ controlled impedance line, and a $50 \Omega$ driving source impedance ( $\mathrm{S}_{11}<-30 \mathrm{~dB}$ ).
4. All the figures provided at Fin $=100 \mathrm{MHz}$ and at Fin $=620 \mathrm{MHz}$ are obtained using the ADC in nominal band mode. The one provided at Fin $=1.2 \mathrm{GHz}$ is obtained using the ADC in full band mode.

## EV10AQ190

### 3.5. Transient and Switching Characteristics

Table 6. Transient and Switching Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Note |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSIENT PERFORMANCE |  |  |  |  |  |  |  |
| Bit Error Rate | BER |  |  | $10^{-16}$ | Error/ <br> sample | 1 |  |
| ADC settling time $\left(V_{\operatorname{IN}}-V_{\operatorname{INN}}=400 \mathrm{mVpp}\right)$ in <br> Full BW mode | TS |  | TBD |  | ns |  |  |
| Overvoltage recovery time | ORT |  | TBD |  | ps |  |  |
| ADC step response Rise/fall time <br> (10/90\%) |  |  | TBD |  | ps |  |  |
| Overshoot |  |  | TBD |  | $\%$ |  |  |
| Ringback |  |  | TBD |  | $\%$ |  |  |

Note 1. Output error amplitude $< \pm 6 \mathrm{Isb}$. Fs $=1.25 \mathrm{Gsps} \mathrm{T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$
Table 7. Transient and Switching Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING PERFORMANCE AND CHARACTERISTICS |  |  |  |  |  |  |
| Clock frequency | $\mathrm{F}_{\text {CLK }}$ | 400 |  | 2500 | MHz | 1, 2 |
| Maximum sampling frequency (for each channel) <br> 4-channel mode <br> 2-channel mode <br> 1-channel mode | $\mathrm{F}_{\mathrm{s}}$ | $\begin{aligned} & 200 \\ & 400 \\ & 800 \end{aligned}$ |  | $\begin{aligned} & 1250 \\ & 2500 \\ & 5000 \end{aligned}$ | Msps <br> Msps <br> Msps |  |
| Minimum clock pulse width (high) | TC1 |  |  | 200 | ps |  |
| Minimum clock pulse width (low) | TC2 |  |  | 200 | ps |  |
| Aperture Delay | TA |  | 300 |  | ps | 1 |
| ADC Aperture uncertainty | Jitter |  | TBD |  | fs rms | 1 |
| Output rise time for DATA (20\%-80\%) | TR |  | 90 |  | ps | 3 |
| Output fall time for DATA (20\%-80\%) | TF |  | 100 |  | ps |  |
| Output rise time for DATA READY (20\%80\%) | TR |  | 90 |  | ps | 3 |
| Output fall time for DATA READY (20\%80\%) | TF |  | 80 |  | ps |  |
| Data output delay | TOD |  | 3 |  | ns | 4 |
| Data Ready output delay | TDR |  | 3 |  | ns | 4 |
|  | \|TOD-TDR| |  |  | 50 | ps | 4 |
| Output Data to Data Ready Propagation Delay | TD1 |  | 420 |  | ps | 5 |
| Data Ready to Output Data Propagation Delay | TD2 |  | 380 |  | ps | 5 |
| Data Ready pipeline delay <br> 4-channel mode <br> 2-channel mode <br> 1-channel mode | TPD |  | TBD |  | Clock Cycles |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Data pipeline delay <br> 4-channel mode <br> Ports A, B, C, D <br> 2-channel mode <br> Ports A, C <br> Ports B, D <br> 1-channel mode <br> Port A <br> Port B <br> Port C <br> Port D | TPD |  |  |  |  |  |
| Data Ready Reset delay |  | TBD |  | Clock <br> Cycles |  |  |
| Minimum SYNC pulse width | TRDR |  | 2.5 |  | ns |  |
| SYNC setup time | TSYNC | $2 \times$ Tclock |  |  | ns | 6 |
| SYNC hold time |  |  | TBD |  |  |  |

Notes 1. See Definition Of Terms.
2. The clock frequency lower limit is due to the gain.
3. $50 \Omega / /$ CLOAD $=2 \mathrm{pF}$ termination (for each single-ended output). Termination load parasitic capacitance derating value: $50 \mathrm{ps} / \mathrm{pF}$ (ECL).
4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
5. Values for TD1 and TD2 are given for a 2.5 GHz external clock frequency ( $50 \%$ duty cycle). For different sampling rates, apply the following formula: TD1 = T/2 +(|TOD-TDR|) and TD2 = T/2 +(|TODTDR|), where $\mathrm{T}=$ clock period.
This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition.
6. Tclock = external clock period. SYNC cannot change less than 40 ps before CLK has a rising edge. SYNC can change 0 ps after CLK has a rising edge. SYNC must be high for 2 CLK (external clock) rising edges.

### 3.6. Timing Diagrams

For the information on the reset sequence (using SYNCP, SYNCN signals, please refer to section 8.1).

Figure 8 ADC Timing in 4-Channel mode


Note: $\quad \mathrm{X}$ refers to $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D .
Figure 9 ADC Timing in 2-Channel mode


Note: In 2-channel mode, the two analog inputs can be applied on
(AAI, AAIN) and (CAI, CAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (CAI, CAIN) on C0...C9 and D0...D9;

- or (AAI, AAIN) and (DAI, DAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (DAI, DAIN) on C0...C9 and D0...D9;


## EV10AQ190

- or (BAI, BAIN) and (CAI, CAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (CAI, CAIN) on C0...C9 and D0...D9;
or (BAI, BAIN) and (DAIN, DAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (DAI, DAIN) on C0...C9 and D0...D9.

Figure 10 ADC Timing in 1-Channel mode


Note: In 1-Channel mode, the analog input can be applied on (AAI,AAIN), (BAI, BAIN), (CAI, CAIN) or (DAI, DAIN). The choice is made via the SPI in the control register.

Figure 11 ADC SYNC Timing in 4-Channel mode


Note: $\quad \mathrm{X}$ refers to $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D .

## EV10AQ190

### 3.7. Digital Output Coding

Table 8. ADC Digital output coding table

| Differential analog input | Voltage level | Digital output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Binary MSB (bit 9) $\ldots$ o.......LS of-Rang | Out- | $\begin{array}{r} \text { GRAY } \\ \text { MSB (bit 9)......LSB } \\ \text { of-Rang } \\ \hline \end{array}$ | Out- |
| >+250.25 mV | > Top end of full scale $+1 / 2 \mathrm{LSB}$ | 1111111111 | 1 | 1000000000 | 1 |
| $\begin{aligned} & +250.25 \mathrm{mV} \\ & +249.75 \mathrm{mV} \end{aligned}$ | Top end of full scale $+1 / 2$ LSB <br> Top end of full scale $-1 / 2$ LSB | $\begin{array}{lllllllllll} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & +124.75 \mathrm{mV} \\ & +124.25 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \hline 3 / 4 \text { full scale }+1 / 2 \mathrm{LSB} \\ & 3 / 4 \text { full scale }-1 / 2 \text { LSB } \end{aligned}$ | $\begin{aligned} & 111000000000 \\ & 101111111111 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 10101000000000 \\ & 1111000000000 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & +0.25 \mathrm{mV} \\ & -0.25 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \text { Mid scale }+1 / 2 \text { LSB } \\ & \text { Mid scale }-1 / 2 \text { LSB } \end{aligned}$ | $\begin{array}{lllllllll} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} 0$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{lllllllll} 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} 0$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| $\begin{gathered} -124.25 \mathrm{mV} \\ -124.75 \mathrm{mV} \end{gathered}$ | $\begin{aligned} & 1 / 4 \text { full scale }+1 / 2 \text { LSB } \\ & 1 / 4 \text { full scale }-1 / 2 \text { LSB } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{llllllll} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 100 & 0 & 0 & 0 & 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| $\begin{aligned} & -249.75 \mathrm{mV} \\ & -250.25 \mathrm{mV} \end{aligned}$ | Bottom end of full scale $+1 / 2$ LSB <br> Bottom end of full scale - $1 / 2$ LSB |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{llllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} 01$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |
| <-250.25 mV | < Bottom end of full scale - $1 / 2$ LSB | 0000000000 | 1 | 000000000 | 1 |

### 3.8. Definition of Terms

| Abbreviation | Term | Definition |
| :---: | :---: | :---: |
| (Fs max) | Maximum Sampling Frequency | Sampling frequency for which ENOB < 6bits |
| (Fs min) | Minimum Sampling frequency | Sampling frequency for which the ADC Gain has fallen by 0.5 dB with respect to the gain reference value. Performances are not guaranteed below this frequency. |
| (BER) | Bit Error Rate | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than +/- 4 LSB from the correct code. |
| (FPBW) | Full power input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-1 \mathrm{~dB}(-1 \mathrm{dBFS})$. |
| (SSBW) | Small Signal Input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at Full Scale $-10 \mathrm{~dB}(-10 \mathrm{dBFS})$. |
| (SINAD) | Signal to noise and distortion ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1dB below Full Scale (- 1 dBFS), to the RMS sum of all other spectral components, including the harmonics except DC. |
| (SNR) | Signal to noise ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1dB below Full Scale, to the RMS sum of all other spectral components excluding the nine first harmonics. |
| (THD) | Total harmonic distortion | Ratio expressed in dB of the RMS sum of the first nine harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (i.e, related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |
| (SFDR) | Spurious free dynamic range | Ratio expressed in dB of the RMS signal amplitude, set at 1dB below Full Scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (i.e., related to converter -1 dB Full Scale), or in dBc (i.e, related to input signal level). |


| (ENOB) | Effective Number Of Bits | $\mathrm{ENOB}=\frac{\mathrm{SINAD}-1.76+20 \log (\mathrm{~A} / \mathrm{FS} / 2)}{6.02}$ | Where $A$ is the actual input amplitude and $F S$ is the full scale range of the ADC under test |
| :---: | :---: | :---: | :---: |
| (DNL) | Differential non linearity | The Differential Non Linearity for an output code $i$ is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |  |
| (INL) | Integral non linearity | The Integral Non Linearity for an output code $i$ is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all \|INL (i)|. |  |
| (TA) | Aperture delay | Delay between the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point), and the time at which (XAI, XAIN where $X=A, B C$ or $D$ ) is sampled. |  |
| (JITTER) | Aperture uncertainty | Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point. |  |
| (TS) | Settling time | Time delay to achieve $0.2 \%$ accuracy at the converter output when a $80 \%$ Full Scale step function is applied to the differential analog input. |  |
| (ORT) | Overvoltage recovery time | Time to recover $0.2 \%$ accuracy at the output, after a $150 \%$ full scale step applied on the input is reduced to midscale. |  |
| (TOD) | Digital data Output delay | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |  |
| (TDR) | Data ready output delay | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |  |
| (TD1) | Time delay from Data transition to Data Ready | General expression is TD1 $=$ TC1 + TDR - TOD with TC $=$ TC1 + TC2 $=1$ encoding clock period. |  |
| (TD2) | Time delay from Data Ready to Data | General expression is TD2 $=\mathrm{TC} 2+\mathrm{TDR}-\mathrm{TOD}$ with $\mathrm{TC}=\mathrm{TC} 1+\mathrm{TC} 2=1$ encoding clock period. |  |
| (TC) | Encoding clock period | TC1 $=$ Minimum clock pulse width (high) TC $=$ TC1 + TC2 <br> TC2 = Minimum clock pulse width (low) |  |
| (TPD) | Pipeline Delay | Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD). |  |
| (TRDR) | Data Ready reset delay | Delay between the first rising edge of the external clock after reset (SYNCP, SYNCN) and the reset to digital zero transition of the Data Ready output signal (XDR, where $\mathrm{X}=$ $A, B, C$ or $D$ ). |  |
| (TR) | Rise time | Time delay for the output DATA signals to rise from $20 \%$ to $80 \%$ of delta between low level and high level. |  |
| (TF) | Fall time | Time delay for the output DATA signals to fall from $20 \%$ to $80 \%$ of delta between low level and high level. |  |
| (PSRR) | Power supply rejection ratio | Ratio of input offset variation to a change in power supply voltage. |  |
| (NRZ) | Non return to zero | When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the Out of Range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings). |  |
| (IMD) | InterModulation Distortion | The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products. |  |
| (NPR) | Noise Power Ratio | The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the |  |


|  |  | input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average <br> out-of-notch to the average in-notch power spectral density magnitudes for the FFT <br> spectrum of the ADC output sample test. |
| :--- | :--- | :--- |
| (VSWR) | Voltage Standing <br> Wave Ratio | The VSWR corresponds to the ADC input insertion loss due to input power reflection. <br> For example a VSWR of 1.2 corresponds to a 20dB return loss (ie. 99\% power <br> transmitted and $1 \%$ reflected). |

## 4 Pin Description

### 4.1. Pinout View (Bottom view)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | AD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD | GND | Vcc | B8 | B9 | BOR | GND | DiodA | NC | GND | NC | SYNCP | CLK | CLKN | scan0 | scan2 | sclk | mosi | Res50 | GND | COR | C9 | C8 | vcc | GND |  |
| AC | GND | vcc | B8N | B9N | BORN | GND | DiodC | GND | vcc | NC | SYNCN | GND | GND | scan1 | rstn | csn | miso | Res62 | GND | CORN | C9N | C8N | vcc | GND | AC |
| AB | NC | NC | vcc | GND | vcc | GND | vcc | GND | GND | vcc | vCCD | GND | GND | vcc | vcc | GND | GND | vcc | GND | vcc | GND | vcc | NC | NC | $A B$ |
| AA | NC | NC | vcc | GND | vcco | vcc | vcc | GND | GND | vcc | vCCD | GND | GND | vcc | vcc | GND | GND | vcc | vcc | vcco | GND | vcc | NC | NC | AA |
| Y | NC | NC | vcco | GND | GND | vcco | vcc | GND | GND | vcc | vCcD | GND | GND | vcc | vcc | GND | GND | vcc | vcco | GND | GND | vcco | NC | NC | Y |
| W | NC | NC | vcco | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | vcco | NC | NC | W |
| v | NC | NC | NC | NC | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | NC | NC | NC | NC | V |
| U | B7 | B7N | NC | NC | vcco |  |  |  |  |  |  |  |  |  |  |  |  |  |  | vcco | NC | NC | C7N | C7 | U |
| T | B5 | B5N | B6 | B6N | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | C6N | C6 | C5N | C5 | T |
| R | B3 | B3N | B4 | B4N | vcc |  |  |  |  |  |  |  |  |  |  |  |  |  |  | vcc | C4N | C4 | C3N | C3 | R |
| P | B1 | B1N | B2 | B2N | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | C2N | C2 | C1N | C1 | P |
| N | BDR | BDRN | B0 | BON | Vcc |  |  |  |  |  |  |  |  |  |  |  |  |  |  | vcc | CON | C0 | CDRN | CDR | N |
| M | ADR | ADRN | A0 | AON | vcc |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Vcc | DON | D0 | DDRN | DDR | M |
| L | A1 | A1N | A2 | A2N | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | D2N | D2 | D1N | D1 | L |
| K | A3 | A3N | A4 | A4N | vcc |  |  |  |  |  |  |  |  |  |  |  |  |  |  | vcc | D4N | D4 | D3N | D3 | K |
| J | A5 | A5N | A6 | A6N | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | D6N | D6 | D5N | D5 | J |
| H | A7 | A7N | NC | NC | vcco |  |  |  |  |  |  |  |  |  |  |  |  |  |  | vcco | NC | NC | D7N | D7 | H |
| G | NC | NC | NC | NC | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | NC | NC | NC | NC | G |
| F | NC | NC | vcco | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | vcco | NC | NC | F |
| E | NC | NC | vcco | GND | GND | vcco | vcc | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | vcc | vcco | GND | GND | vcco | NC | NC | E |
| D | NC | NC | vcc | GND | vcco | vcc | vcc | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | vcc | vcc | vcco | GND | vcc | NC | NC | D |
| C | NC | NC | vcc | GND | vcc | Vcc | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | vcc | vcc | GND | vcc | NC | NC | C |
| B | GND | vcc | A8N | A9N | AORN | GND | GND | GND | GND | GND | GND | MIRefA | MIRefC | GND | GND | GND | GND | GND | GND | DORN | D9N | D8N | vcc | GND | B |
| A | GND | vcc | A8 | A9 | AOR | GND | AAI | AAIN | GND | BAI | BAIN | GND | GND | CAI | CAIN | GND | DAI | DAIN | GND | DOR | D9 | D8 | vcc | GND | A |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |  |

### 4.2. Pinout Table

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Power supplies |  |  |  |  |
| GND | A1, A6, A9, A12, A13, A16, A19 A24, B1, B6, B7, B8, B9, B10, B11, B14, B15, B16, B17, B18, B19, B24, C4, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C21, D4, D8, D9, D10, D11, D12, D13, D14, D15, D16, D17, D21, E8, E9, E10, E11, E12, E13, E14, E15, E16, E17, J5, J20, L5, L20, P5, P20, T5, T20, Y8, Y9, Y12, Y13, Y16, Y17, AA4, AA8, AA9, AA12, AA13, AA16, AA17, AA21, AB4, AB6, AB8, AB9, AB12, AB13, AB16, AB17, AB19, AB21, AC1, AC6, AC12, AC13, AC19, AC24, AD1, AD6, AD19, AD24 E4, E5, E20, E21, F4, F5, F20, F21, G5, G20, V5, V20, W4, W5, W20, W21, Y4, Y5, Y20, Y21, AC8, AD9 | Ground <br> All ground pin must be connect to a one solid ground plane on evaluation board Common ground (analog + digital) |  |  |
| VCC | A2, A23, B2, B23, C3, C5, C6, C19, C20, C22, D3, D6, D7, D18, D19, D22, E7, E18, K5, K20, M5, M20, N5, N20, R5, R20, Y7, Y10, Y15, Y18, AA3, AA6, AA7, AA10, AA15, AA18, AA19, AA22, AB3, AB5, AB7, AB10, AB15, AB18, AB20, AB22, AC2, AC23, AD2, AD23 AA14, AB14, Y14 AC9 | Analog + SPI pads power supply (3.3V) |  |  |
| VCCD | Y11, AB11, AA11 | Digital power supply (1.8V) |  |  |
| VCCO | D5, D20, E3, E6, E19, E22, F3, F22, H5, H20, U5, U20, W3, W22, Y3, Y6, Y19, Y22, AA5, AA20 | Output power supply (1.8V) |  |  |


| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Clock signal |  |  |  |  |
| CLK <br> CLKN | $\begin{aligned} & \text { AD12, } \\ & \text { AD13 } \end{aligned}$ | In phase input clock signal and Out of phase input clock signal <br> Master input clock (Sampling clock). <br> This is a differential clock with internal common mode at 1.8 V <br> It should be driven in AC coupling <br> Equivalent internal differential $100 \Omega$ input resistor | I |  |
| Analog input signals |  |  |  |  |
| AAI AAIN | $\begin{aligned} & \text { A7 } \\ & \text { A8 } \end{aligned}$ | In phase analog input channel A Out of phase analog input channel A | 1 |  |
| BAI BAIN | $\begin{aligned} & \text { A10 } \\ & \text { A11 } \end{aligned}$ | In phase analog input channel B Out of phase analog input channel B | 1 |  |
| CAI <br> CAIN | $\begin{aligned} & \mathrm{A} 14 \\ & \text { A15 } \end{aligned}$ | In phase analog input channel C Out of phase analog input channel C | I |  |
| DAI <br> DAIN | $\begin{array}{\|l} \mathrm{A} 17 \\ \text { A18 } \end{array}$ | In phase analog input channel D Out of phase analog input channel D | I |  |
| $\begin{aligned} & \text { XAI } \\ & \text { XAIN } \end{aligned}$ |  | In phase analog input channel X (X = A, B, C or D) Out of phase analog input channel X <br> Analog input (differential) with internal common mode at 1.6 V (CMIRefAB/CD signal) <br> It should be driven in AC coupling or DC coupling with CMIREFAB/CD output signal <br> XAI input is sampled and converted (10 bit) on each positive transition on the CLK Input <br> Equivalent internal differential $100 \Omega$ input resistor | 1 |  |


| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| Digital Output signals |  |  |  |  |
| AO, AON <br> A1, A1N <br> A2, A2N <br> A3, A3N <br> A4, A4N <br> A5, A5N <br> A6, A6N <br> A7, A7N <br> A8, A8N <br> A9, A9N | M3, M4 <br> L1, L2 <br> L3, L4 <br> K1, K2 <br> K3, K4 <br> J1, J2 <br> J3, J4 <br> H1, H2 <br> A3, B3 <br> A4, B4 | Channel A in phase output data* <br> A0 is the LSB, A9 is the MSB <br> Channel A out of phase output data A0N is the LSB, A9N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| AOR <br> AORN | $\begin{aligned} & \text { A5 } \\ & \text { B5 } \end{aligned}$ | Channel A output Out of range bit <br> This differential output is asserted logic high while the over or under range condition exist for the channel A <br> Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| ADR <br> ADRN | $\begin{aligned} & \text { M1 } \\ & \text { M2 } \end{aligned}$ | Channel A Output clock (Data Ready clock in DDR mode) <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |

EV10AQ190

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| B0, BON <br> B1, B1N <br> B2, B2N <br> B3, B3N- <br> B4, B4N <br> B5, B5N <br> B6, B6N <br> B7, B7N <br> B8, B8N <br> B9, B9N | N3, N4 <br> P1, P2 <br> P3, P4 <br> R1, R2 <br> R3, R4 <br> T1, T2 <br> T3, T4 <br> U1, U2 <br> AD3, AC3 <br> AD4 AC4 | Channel B in phase output data <br> B 0 is the LSB, B9 is the MSB <br> BON is the LSB, B9N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor place as close as possible to differential receiver Differential LVDS signal | 0 |  |
| $\begin{aligned} & \text { BOR } \\ & \text { BORN } \end{aligned}$ | $\begin{aligned} & \text { AD5 } \\ & \text { AC5 } \end{aligned}$ | Channel B output Out of range bit <br> This differential output is asserted logic high while the over or under range condition exist for the channel B <br> Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| $\begin{aligned} & \text { BDR } \\ & \text { BDRN } \end{aligned}$ | $\begin{aligned} & \mathrm{N} 1 \\ & \mathrm{~N} 2 \end{aligned}$ | Channel B Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |

EV10AQ190

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| CO, CON <br> C1, C1N <br> C2, C2N <br> C3, C3N <br> C4, C4N <br> C5, C5N <br> C6, C6N <br> C7, C7N <br> C8, C8N <br> C9, C9N | N22, N21 <br> P24, P23 <br> P22, P21 <br> R24, R23 <br> R22, R21 <br> T24, T23 <br> T22, 211 <br> U24, U23 <br> AD22, AC22 <br> AD21, AC21 | Channel C in phase output data <br> C0 is the LSB, C9 is the MSB <br> C0N is the LSB, C9N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | O |  |
| $\begin{aligned} & \text { COR } \\ & \text { CORN } \end{aligned}$ | $\begin{aligned} & \text { AD20 } \\ & \text { AC20 } \end{aligned}$ | Channel C output Out of range bit <br> This differential output is asserted logic high while the over or under range condition exist for the channel C <br> Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| CDR <br> CDRN | $\begin{aligned} & \mathrm{N} 24 \\ & \mathrm{~N} 23 \end{aligned}$ | Channel C Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |


| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| DO, DON <br> D1, D1N <br> D2, D2N <br> D3, D3N <br> D4, D4N <br> D5, D5N <br> D6, D6N <br> D7, D7N <br> D8, D8N <br> D9, D9N | M22, M21 <br> L24, L23 <br> L22, L21 <br> K24, K23 <br> K22, K21 <br> J24, J23 <br> J22, J21 <br> H24, H23 <br> A22, B22 <br> A21, B21 | Channel D in phase output data <br> D0 is the LSB, D9 is the MSB <br> DON is the LSB, D9N is the MSB <br> This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | O |  |
| DOR DORN | $\begin{aligned} & \text { A20 } \\ & \text { B20 } \end{aligned}$ | Channel D output Out of range bit <br> This differential output is asserted logic high while the over or under range condition exist for the channel D <br> Each of these outputs should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| DDR DDRN | $\begin{aligned} & \text { M24 } \\ & \text { M23 } \end{aligned}$ | Channel D Output clock <br> This differential output clock is used to latch the output data on rising and falling edge. <br> This differential digital output clock is at CLK/4 clock frequency ( 625 MHz max). <br> should always be terminated by $100 \Omega$ differential resistor placed as close as possible to differential receiver Differential LVDS signal | 0 |  |
| SPI signals |  |  |  |  |
| Csn | AC16 | SPI signal (3.3V CMOS) Input Chip Select signal (Active low) <br> When this signal is active low, sclk is used to clock data present on MOSI or MISO signal Refer to section 5.5 for more information | 1 |  |


| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| sclk | AD16 | SPI signal (3.3V CMOS) Input SPI serial Clock Serial data is shifted into and out SPI synchronously to this signal on positive transition of sclk Refer to section 5.5 for more information | I |  |
| mosi | AD17 | SPI signal (3.3V CMOS) <br> Data SPI Input signal (Master Out Slave In) Serial data input is shifted into SPI while sldn is active low <br> Refer to section 5.5 for more information | I |  |
| miso | AC17 | SPI signal (3.3V CMOS) Data output SPI signal (Master In Slave Out) Serial data output is shifted out SPI while sIdn is active low <br> Refer to section 5.5 for more information | 0 |  |
| rstn | AC15 | SPI signal (3.3V CMOS) Input Digital asynchronous SPI reset (Active low) This signal allows to reset the internal value of SPI to their default value Refer to section 5.5 for more information | I |  |
| Other signals |  |  |  |  |
| scan0 <br> scan1 <br> scan2 | $\begin{array}{\|l} \text { AD14 } \\ \text { AC14 } \\ \text { AD15 } \end{array}$ | Scan mode signals (Used for internal purpose) Pull up to $V_{C c}$ |  |  |
| SYNCN SYNCP | $\begin{aligned} & \text { AC11 } \\ & \text { AD11 } \end{aligned}$ | Differential Input Synchronization signal (LVDS) <br> Active high signal <br> This signal is used to synchronies external ADC, Refer to section 8.5 for more information <br> Equivalent internal differential $100 \Omega$ input resistor | I |  |

EV10AQ190

| Pin Label | Pin number | Description | Direction | Simplified electrical schematics |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Res50 } \\ & \text { Res62 } \end{aligned}$ | $\begin{aligned} & \text { AD18 } \\ & \text { AC18 } \end{aligned}$ | $50 \Omega$ and $62 \Omega$ reference resistor input <br> Refer to section 5.4 for more information |  |  |
| CMIRefAB CMIRefCD | $\begin{aligned} & \text { B12 } \\ & \text { B13 } \end{aligned}$ | Output voltage reference for Channel A-B and C-D Input Common mode <br> In AC coupling operation this output could be left floating (not used) In DC coupling operation, this pins provides an output voltage witch is the common mode voltage for the analog input signal and should be used to set the common mode voltage of the input driving buffer. <br> CMIRefAB for $A$ and $B$ channel CMIRefCD for C and D channel | 0 |  |
| DiodA DiodC | $\begin{aligned} & \text { AD7 } \\ & \text { AC7 } \end{aligned}$ | Input Temperature diode Anode Input Temperature diode Cathode <br> Refer to section 5.3 for more information | I |  |
|  |  |  | 0 |  |
| NC | C1, C2, C23, C24, <br> D1, D2, D23, D24, <br> E1, E2, E23, E24, <br> F1, F2, F23, F24, <br> G1, G2, G3, G4, <br> G21, G22, G23, <br> G24, H3, H4, H21, <br> H22, U3, U4, U21, <br> U22, V1, V2, V3, V4, <br> V21, V22, V23, V24, <br> W1, W2, W23, W24, <br> Y1, Y2, Y23, Y24, <br> AA1, AA2, AA23, <br> AA24, AB1, AB2, <br> AB23, AB24, AD10, <br> AD8, AC10 | Reserved pins DO NOT CONNECT |  |  |

## 5 Theory Of Operation

### 5.1. Overview

Table 9. Functional Description


## EV10AQ190

### 5.2. ADC Synchronization Signal (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least 2 clock cycles to work properly.

Once asserted, it has an effect on the output clock signals which are then forced to LVDS low level as described in. During reset, the output data are not refreshed.

Once de-asserted, the output clock signals restart toggling after (TDR + pipeline delay) +Y clock cycles, where Y can be selected via the SPI at address $0 x 06$ (from 0 to 15). This SYNC signal can be used to ensure the synchronization of multiple ADCs.

The SYNCN, SYNCP signal is mandatory whenever the following ADC modes are changed: Standby, DMUX mode, Test mode (see note 1), Channel mode.
For all other ADC modes there is no need to perform a SYNCN, SYNCP.
Examples:
The SYNCN, SYNCP signal is mandatory after power up or power configuration: when switching the ADC from standby (full or partial) to normal mode
The SYNCN, SYNCP signal is mandatory after channel mode configuration: when switching the ADC from 4-channel mode to 1-channel mode
The SYNCN, SYNCP signal is mandatory after test sequence: when switching the ADC from normal running mode to ramp or flashing mode but it is no needed when the ADC is switched from test mode (ramp or flashing) to normal running mode.

Notes: 1. SYNC is not needed from Test mode to normal mode
2. Refer to Figure 11

### 5.3. Digital Scan Mode (SCAN[2:0])

These signals allow to perform a scan of the digital part of the ADC.
FOR e2v USE ONLY.
Pull up to $\mathrm{V}_{\mathrm{cc}}$.

### 5.4. Die Junction Temperature Monitoring Diode

DIODA, DIODC: two pins are provided so that the diode can be probed using standard temperature sensors from the market.

It is recommended to protect the diode using $2 \times 3$ head-to-tail diodes as illustrated in Figure 12 (note that if a standard temperature sensor is used, the protection diodes are not necessary).

Figure 12 Protection diodes for the junction temperature monitoring diode


Note: If the diode function is not used, DIODA and DIODC can be left unconnected (open).

### 5.5. Res50 and Res62

The Res50 and Res62 correspond to the input of internal $50 \Omega$ and $62 \Omega$ reference resistors that are used to check the process deviation.
The idea is to inject a current into pin Res50, measure the voltage across Res50 and nearest ground pin (AD19), same process should be used for Res62.
You then have 2 equations with 2 unknown parameters:
Res50 = k $\times 50+e 1$
Res62 $=k \times 62+e 2$

- where $k$ is due to the process
- where e1 and e2 are due to the measurement errors.

Assuming that e1 = e2 since the same process is used to measure both Res50 and Res62 in the same conditions, you can obtain the $k$ factor by working out this equation, which helps you determine if you need to compensate for the process by increasing or decreasing the resistors value (TRIMMER register at address $0 \times 13$ ) of the input resistors (there are two $50 \Omega$ resistors per analog input channel).

Note: If the Res50, Res62 function is not used, Res50 and Res62 can be left unconnected (open).

### 5.6. QUAD ADC Digital Interface (SPI)

The digital interface will be a standard SPI (3.3V CMOS pads, 1.8 V core) with:

- 8 bits for the address $A[7]$ to $A[0]$ including a $R / W$ bit (A[7] = R/W and is the MSB);
- 16 bits of data $D[15]$ to $D[0]$ with $D[15]$ the MSB.

5 signals are required:

- RSTN for the SPI reset;
- SCLK for the SPI clock;
- CSN for the Chip Select;
- MISO for the Master In Slave Our SPI Output;
- MOSI for the Master Out Slave In SPI Input.


## EV10AQ190

The MOSI sequence should start with one R/W bit:

- $R / W=0$ is a read procedure
- $R / W=1$ is a write procedure


### 5.6.1. TIMINGS

Register Write to a 16 -bit register:


Note: Last falling edge of sclk should occur only once csn is back to high level at the end of the write procedure.

Register Read from a 16-bit register:

$\mathrm{T}_{\text {CSN_END }}=\mathrm{T}_{\text {SCLK }} / 4=12.5 \mathrm{~ns}$ (see note 3 )
Table 10. Timing characteristics

| Pin | Max Frequency | Setup (see note 1) | Hold (see note 1) |
| :--- | :---: | :---: | :---: |
| SCLK | 20 MHz |  |  |
| CSN (to SCLK) (see note 2) |  | $0.5 \mathrm{~ns} / 1 \mathrm{~ns}$ | $0.5 \mathrm{~ns} / 1 \mathrm{~ns}$ |
| MOSI (to SCLK) |  | $0.5 \mathrm{~ns} / 1.2 \mathrm{~ns}$ | $0.5 \mathrm{~ns} / 1.0 \mathrm{~ns}$ |
| MISO (to SCLK) |  | $1.5 \mathrm{~ns} / 4 \mathrm{~ns}$ | $1.7 \mathrm{~ns} / 3.5 \mathrm{~ns}$ |

Notes: 1. $1^{\text {st }}$ value is in Min Conditions, $2^{\text {nd }}$ value is in Max Conditions.
2. Setup/Hold to both SCLK edges.
3. Last falling edge of sclk should occur once csn is set to 1 , due to an internal operation.

### 5.6.2. Digital Reset (RSTN)

This is a global Reset for the SPI.
It is active Low.
There are 2 ways to reset the Quad 10-bit 1.25 Gsps ADC:

- by asserting low the RSTN primary pad (hardware reset)
- by writing a ' 1 ' in the bit SWRESET of the SWRESET register through the SPI (software reset)

Both ways will clear ALL configuration registers to their reset values.

## EV10AQ190

### 5.6.3. Registers description

Table 11. Registers Mapping

| Address | Label | Description | R/W | Default Setting |
| :---: | :---: | :---: | :---: | :---: |
| Common Registers |  |  |  |  |
| 0x00 | Chip ID | Chip ID and version | Read Only | $\begin{aligned} & 0 \times 0414 \\ & 0 \times 0418 \text { (latest) } \end{aligned}$ |
| $0 \times 01$ | Control Register | ADC mode (channel mode) <br> Standby <br> Binary/gray <br> Test Mode ON/OFF <br> Bandwidth Selection | R/W | 4-channel mode (1.25 Gsps) <br> No standby <br> Binary coding <br> Test mode OFF <br> Nominal bandwidth |
| 0x02 | STATUS | Status register | Read Only |  |
| $0 \times 04$ | SWRESET | Software SPI reset | R/W | No reset |
| 0x05 | TEST | Test Mode | R/W | Test Pattern = ramp |
| 0x06 | SYNC | Programmable delay on ADC Data ready after Reset XDR, XDRN (4 bits), with $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ | R/W | 0 extra clock cycle |
| 0x0F | Channel Select | Channel X Selection | R/W | 0x0000 |
| Per Channel Registers (X=A/B/C/D) |  |  |  |  |
| 0x10 | Cal Ctrl X | Calibration control register of Channel X | R/W |  |
| 0x11 | Cal Ctrl X Mlbx | Status/Busy of current Calibration of Channel X | Read Only (poll) |  |
| 0x12 | Status X | Global Status of Channel X | Read Only |  |
| 0x13 | Trimmer X | Impedance Trimmer of Channel X | R/W | 0x07 |
| 0x20 | Ext Offset X | External Offset Adjustment of Channel X | R/W | 0 LSB |
| 0x21 | Offset X | Offset Adjustment of Channel X | Read Only | 0 LSB |
| 0x22 | Ext Gain X | External Gain Adjustment of Channel X | R/W | 0 dB |
| 0x23 | Gain X | Gain Adjustment of Channel X | Read Only | 0 dB |
| 0x24 | Ext Phase X | External Phase Adjustment of Channel X | R/W | 0 ps |
| 0x25 | Phase X | Phase Adjustment of Channel X | Read Only | 0 ps |

Notes 1. ALL registers are 16 -bits long.
2. The "external" gain/offset/phase adjustment registers correspond to the registers where one can write the external values to calibrate the gain/offset/phase parameters of the ADCs. The Gain/offset/phase adjustment registers are read only registers. They provide you with the internal settings for the gain/offset/phase parameters. The "external" and read only adjustment registers should give the same results two by two once any calibration has been performed.

### 5.6.4. Chip ID Register (Read Only)

Table 12. Chip ID Register Mapping: address $0 \times 00$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  |  |  |  |  |  |  | BRANCH<3:0> |  |  |  | VERSION<3:0> |  |  |  |

Table 13. Chip ID Register Description

| Bit label | Value |  | Description |
| :--- | :---: | :--- | :---: |
| Default Setting |  |  |  |
| VERSION <3:0> | 0100 | Version Number |  |
| BRANCH<3:0> | 0001 | Branch Number | See Note |
| TYPE<7:0> | 00001000 | Chip Type |  |

Note: $\quad 0 \times 0414=$ alpha Silicon, $0 \times 0418=$ beta Silicon

## EV10AQ190

### 5.6.5. Control Register

Table 14. Control Register Mapping: address $0 \times 01$

| Bit 15 Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused<1:0> | 0 | TEST | 0 | Unus ed | Unus ed | BDW | B/G | Unus ed | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |

Table 15. Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| ADCMODE <3:0> | 00XX | 4 Channels mode (1.25 Gsps per channel) | $\begin{gathered} 0000 \\ \text { 4-channels Mode } \end{gathered}$ |
|  | 0100 | 2 Channels mode (channel A and channel C, 2.5 Gsps per channel) |  |
|  | 0101 | 2 Channels mode (channel B and channel C, 2.5 Gsps per channel) |  |
|  | 0110 | 2 Channels mode (channel A and channel D, 2.5 Gsps per channel) |  |
|  | 0111 | 2 Channels mode (channel B and channel D, 2.5 Gsps per channel) |  |
|  | 1000 | 1 Channel mode (channel A, 5 Gsps ) |  |
|  | 1001 | 1 Channel mode (channel B, 5 Gsps ) |  |
|  | 1010 | 1 Channel mode (channel C, 5 Gsps) |  |
|  | 1011 | 1 Channel mode (channel D, 5 Gsps ) |  |
|  | 1100 | Common input mode, simultaneous sampling (channel A) |  |
|  | 1101 | Common input mode, simultaneous sampling (channel B) |  |
|  | 1110 | Common input mode, simultaneous sampling (channel C) |  |
|  | 1111 | Common input mode, simultaneous sampling (channel D) |  |
| STDBY < 1:0> | 00 | Full Active Mode | $00$ <br> Full Active Mode |
|  | 01 | Standby channel A/channel B: <br> - if 4-channels mode selected $\rightarrow$ standby of channel $A$ and $B$ <br> - if 2-channel mode selected $\rightarrow$ standby of channel A or B <br> - if 1-channel mode selected $\rightarrow$ full standby <br> - if Common input mode selected $\rightarrow$ full standby |  |
|  | 10 | Standby channel C/channel D <br> - if 4 -channels mode selected $\rightarrow$ standby of channel $C$ and $D$ <br> - if 2-channels mode selected $\rightarrow$ standby of channel C or D <br> - if 1 -channel mode selected $\rightarrow$ full standby <br> - if Common input mode selected $\rightarrow$ full standby |  |
|  | 11 | Full Standby |  |
| B/G | 0 | Binary | 0 Binary Coding |
|  | 1 | Gray |  |
| BDW | 0 | Nominal bandwidth (1 GHz typical) | 0 <br> Nominal bandwidth |
|  | 1 | Full bandwidth |  |
| TEST | 0 | No Test Mode | $0$ <br> No Test Mode |
|  | 1 | Test Mode Activated, Refer to the Test register |  |

Table 16. Control Register Settings (address 0x01): Bit7 to Bit0

| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 4-channels mode <br> 1.25 Gsps max per channel | X | X | X | X | 0 | 0 | X | X |


| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 2-channels mode (channel A and channel C) 2.5 Gsps max per channel | X | X | X | X | 0 | 1 | 0 | 0 |
| 2-channels mode (channel B and channel C) 2.5 Gsps max per channel | X | X | X | X | 0 | 1 | 0 | 1 |
| 2-channels mode (channel A and channel D) <br> 2.5 Gsps max per channel | X | X | X | X | 0 | 1 | 1 | 0 |
| 2-channels mode (channel B and channel D) <br> 2.5 Gsps max per channel | X | X | X | X | 0 | 1 | 1 | 1 |
| 1-channel mode (Channel A, 5 Gsps max) | X | X | X | X | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 Gsps ) | X | X | X | X | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 Gsps ) | X | X | X | X | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 Gsps ) | X | X | X | X | 1 | 0 | 1 | 1 |
| Common input mode, simultaneous sampling 1.25Gsps max (channel A) | X | X | X | X | 1 | 1 | 0 | 0 |
| Common input mode, simultaneous sampling 1.25Gsps max (channel B) | X | X | X | X | 1 | 1 | 0 | 1 |
| Common input mode, simultaneous sampling 1.25Gsps max (channel C) | X | X | X | X | 1 | 1 | 1 | 0 |
| Common input mode, simultaneous sampling 1.25Gsps max (channel D) | X | X | X | X | 1 | 1 | 1 | 1 |
| No standby | X | X | 0 | 0 | X | X | X | X |
| Standby channel A, channel B | X | X | 0 | 1 | X | X | X | X |
| Standby channel C, channel D | X | X | 1 | 0 | X | X | X | X |
| Full Standby | X | X | 1 | 1 | X | X | X | X |
| Binary Coding | 0 | X | X | X | X | X | X | X |
| Gray Coding | 1 | X | X | X | X | X | X | X |

Table 17. Control Register Settings (address 0x01): Bit15 to Bit8

| Description | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | Unused<1:0> |  | Reserved | TEST | Reserved | Unused | Unused | BDW |
| Nominal bandwidth | X | X | 0 | X | 0 | X | X | 0 |
| Full bandwidth | X | X | 0 | X | 0 | X | X | 1 |
| Test Mode OFF | X | X | 0 | 0 | 0 | X | X | X |
| Test Mode ON | X | X | 0 | 1 | 0 | X | X | X |

Note: 1. It is mandatory to apply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated.

Table 18. ADCMODE and STBY allowed combinations

| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 4-channels mode, 1.25Gsps max No standby | X | X | 0 | 0 | 0 | 0 | X | X |
| 4-channels mode,1.25Gsps max Standby channel A, channel B | X | X | 0 | 1 | 0 | 0 | X | X |
| 4-channels mode, 1.25 Gsps max Standby channel C, channel D | X | X | 1 | 0 | 0 | 0 | X | X |
| 4-channels mode (1.25Gsps max) Full Standby | X | X | 1 | 1 | 0 | 0 | X | X |
| 2-channels mode, 2.5Gsps max (Channels A and C) No Standby | X | X | 0 | 0 | 0 | 1 | 0 | 0 |


| Description | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Label | B/G | Unused | STDBY <1:0> |  | ADCMODE <3:0> |  |  |  |
| 2-channels mode, 2.5Gsps max (Channels A and C) Standby channel A | X | X | 0 | 1 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5Gsps max (Channels A and C) Standby Channel C | X | X | 1 | 0 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5Gsps max (Channels A and C) Full Standby | X | X | 1 | 1 | 0 | 1 | 0 | 0 |
| 2-channels mode, 2.5Gsps max (Channels B and C) No Standby | X | X | 0 | 0 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5Gsps max (Channels B and C) Standby Channel B | X | X | 0 | 1 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5Gsps max (Channels B and C) Standby Channel C | X | X | 1 | 0 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5Gsps max (Channels B and C) Full Standby | X | X | 1 | 1 | 0 | 1 | 0 | 1 |
| 2-channels mode, 2.5Gsps max (Channel A and D) No Standby | X | X | 0 | 0 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5Gsps max (Channels A and D) Standby Channel A | X | X | 0 | 1 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5Gsps max (Channels A and D) Standby Channel D | X | X | 1 | 0 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5Gsps max (Channels A and D) Full Standby | X | X | 1 | 1 | 0 | 1 | 1 | 0 |
| 2-channels mode, 2.5Gsps max (Channels B and D) No Standby | X | X | 0 | 0 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5Gsps max (Channels B and D) Standby Channel B | X | X | 0 | 1 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5Gsps max (channels B and D) Standby Channel D | X | X | 1 | 0 | 0 | 1 | 1 | 1 |
| 2-channels mode, 2.5Gsps max (channels B and D) Full Standby | X | X | 1 | 1 | 0 | 1 | 1 | 1 |
| 1-channel mode (Channel A, 5 Gsps max) No Standby | X | X | 0 | 0 | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 Gsps max) No Standby | X | X | 0 | 0 | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 Gsps max) No Standby | X | X | 0 | 0 | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 Gsps) No Standby | X | X | 0 | 0 | 1 | 0 | 1 | 1 |
| 1-channel mode (Channel A, 5 Gsps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 0 | 0 |
| 1-channel mode (Channel B, 5 Gsps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 0 | 1 |
| 1-channel mode (Channel C, 5 Gsps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 1 | 0 |
| 1-channel mode (Channel D, 5 Gsps) Full Standby | X | X | 01 or | or 11 | 1 | 0 | 1 | 1 |
| Common input mode (Channel A, 1.25Gsps) No Standby | X | X | 0 | 0 | 1 | 1 | 0 | 0 |
| Common input mode (Channel B, 1.25Gsps) No Standby | X | X | 0 | 0 | 1 | 1 | 0 | 1 |
| Common input mode (Channel C, 1.25Gsps) No Standby | X | X | 0 | 0 | 1 | 1 | 1 | 0 |
| Common input mode (Channel D, 1.25Gsps) No Standby | X | X | 0 | 0 | 1 | 1 | 1 | 1 |
| Common input mode (Channel A , 1.25Gsps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 0 | 0 |
| Common input mode (Channel B, 1.25Gsps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 0 | 1 |
| Common input mode (Channel C , 1.25Gsps) Full standby | X | X | 01 or | or 11 | 1 | 1 | 1 | 0 |
| Common input mode (Channel D , 1.25Gsps) Full standby | X | X |  |  | 1 | 1 | 1 | 1 |

## EV10AQ190

### 5.6.6. STATUS Register (Read Only)

Table 19. STATUS Register Mapping: address 0x02

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  | ADCXUP<3:0> |  |  |  |

Table 20. STATUS Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| ADCXUP<3:0> | XXX0 | ADC A standby | 1111 |
|  | XXX1 | ADC A active |  |
|  | XXOX | ADC B standby |  |
|  | XX1X | ADC B active |  |
|  | XOXX | ADC C standby |  |
|  | X1XX | ADC C active |  |
|  | OXXX | ADC D standby |  |
|  | 1XXX | ADC D active |  |

### 5.6.7. SWRESET Register

Table 21. SWRESET Register Mapping: address 0x04

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  | SWRESET |

Table 22. SWRESET Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| SWRESET | 0 | No Software Reset | $0$ <br> No software reset |
|  | 1 | Unconditional Software Reset (see Note) |  |

Note: Global Software Reset will reset ALL design registers (configuration registers as well as any flip-flop in the digital part of the design). This bit is automatically reset to 0 after some ns . There is no need to clear it by an external access.

### 5.6.8. TEST Register

Table 23. TEST Register Mapping: address $0 \times 05$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  | Unused |  | "00" |  | FlashM |  | $\begin{gathered} \text { TEST } \\ \text { M } \end{gathered}$ |

Table 24. TEST Register Description (Chip ID 0x414)

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| TESTM | 0 | Increasing (simultaneous) ramp | 0 Increasing ramp |
|  | 1 | Flashing 1 (7 FF pattern every ten 00 patterns) on each ADC |  |

Table 25. TEST Register Description (Chip ID 0x418)

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| TESTM | 0 | Increasing (simultaneous) ramp 11bit (0 up to 2047) see note 5 | $0$ <br> Increasing ramp |
|  | 1 | Flashing mode (refer to Bit 1 and Bit 2 to select the flashing 1 period) |  |
| FlashM | 00 | Flashing "11" mode = 1 (7 FF pattern every ten 00 patterns) on each ADC | 00Flashing " 11 " mode |
|  | 01 | Flashing " 12 " mode $=1$ (7 FF pattern every eleven 00 patterns) on each ADC |  |
|  | 10 | Flashing " 16 " mode $=1$ (7 FF pattern every fifteen 00 patterns) on each ADC |  |
| $\begin{array}{ll}\text { Notes } & \text { 1: TESTM is taken in } \\ & \text { 2. It is mandatory to } \\ & \text { 3. When Bit } 0 \text { is set to }\end{array}$ |  | account only if bit12 (TEST) of Control register (address $0 \times 01$ ) is at 1 . |  |
|  |  | ply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated. |  |
|  |  | 1 , it is necessary to choose the flashing "1" period (11, 12 or 16) using Bit 1 and | 2. The |
| default flashing mode is the one with 11 period. <br> 4. Flashing mode 7FF pattern on 11bit (Out of rage bit + data 10bit) <br> 5. Ramp mode: 11 bit (Out of range bit + data 10bit) |  |  |  |
|  |  |  |  |
|  |  |  |  |

## EV10AQ190

Figure 13 Ramp mode


Notes: 1. $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D
2. When the ramp Test mode is activated and during reset, the outputs stay at the value before reset. After reset, the ramp starts either with code " 0 " or code " 256 " depending on the clock frequency. After reset, the first 3 to 4 clock pulses may not be correct depending on the clock frequency.

Table 26. Ramp mode coding (binary counting)

| XOR | X9 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | X0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | $\ldots$ | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## EV10AQ190

Note: $\quad \mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D

Figure 14 Flashing mode ("11" mode)


Notes: 1. $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D
2. $i=0,1,2 \ldots, 8,9$
3. In flashing " 12 " and " 16 " modes, 11 clock cycles becomes 12 and 16 respectively.

Table 27. Flashing mode coding ("11" mode))

| Cycle | XOR | X9 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | X0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{N}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\mathrm{~N}+1$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+2$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+3$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+4$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+5$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+6$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+7$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+8$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+9$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{~N}+10$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathbf{N}+\mathbf{1 1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\mathrm{~N}+12$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Note: $\quad X=A, B, C$ or $D$

### 5.6.9. $\quad$ SYNC Register Mapping

Table 28. SYNC Register Mapping: address 0x06

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | Bit 0.

Table 29. SYNC Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| SYNC<3:0> | 0000 | 0 extra clock cycle before starting up | 00000 Clock Cycle |
|  | 0001 | 1 extra clock cycle before starting up |  |
|  | $\ldots$ | $\ldots$ |  |
|  | 1111 | 15 extra clock cycles before starting up |  |

### 5.6.10. CHANNEL SELECTOR Register

Table 30. CHANNEL SELECTOR Register Mapping: address 0x0F

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  | Channel Selector$<2: 0\rangle$ |  |  |

Table 31. CHANNEL SELECTOR Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| Channel Selector<2:0> | 000 | No channel selected (only common registers are accessible) | $000$ <br> No channel selected |
|  | 001 | Channel A selected to access to "per-channel" registers |  |
|  | 010 | Channel B selected to access to "per-channel" registers |  |
|  | 011 | Channel C selected to access to "per-channel" registers |  |
|  | 100 | Channel D selected to access to "per-channel" registers |  |
|  | Any others | No channel selected (only common registers are accessible) |  |

Note : The CHANNEL SELECTOR register has to be set before any access to "per-channel" registers in order to determine which channel is targeted.

### 5.6.11. CAL Control Registers

Applies to CAL Control registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 32. CAL Control Register Mapping: address $0 \times 10$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  | $\begin{gathered} \text { PCALCTRL X } \\ <1: 0> \end{gathered}$ |  | $\begin{gathered} \text { GCALCTRL X } \\ <1: 0> \\ \hline \end{gathered}$ |  | $\begin{gathered} \text { OCALCTRL X } \\ <1: 0> \\ \hline \end{gathered}$ |  | "00" |  |

Table 33. CAL Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :--- | :---: |
| OCALCTRL X <br> $<1: 0>$ | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Offset adjust for selected channel (transfer of Ext Offset <br> register content into current Offset register) |  |


| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
|  | 11 | Idle mode for selected channel |  |
| $\begin{aligned} & \text { GCALCTRL X } \\ & <1: 0> \end{aligned}$ | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Gain adjust for selected channel (transfer of Ext Gain register content into current Gain register) |  |
|  | 11 | Idle mode for selected channel |  |
| $\begin{aligned} & \text { PCALCTRL X } \\ & <1: 0> \end{aligned}$ | 00 | Idle mode for selected channel | 00 |
|  | 01 | Idle mode for selected channel |  |
|  | 10 | External Phase adjust for selected channel (transfer of Ext Phase register content into current Phase register) |  |
|  | 11 | Idle mode for selected channel |  |

Notes 1: Writing to the register will start the corresponding operation(s). In that case, the Status/Busy bit of the mailbox (see below) is asserted until the operation is over. (At the end of a calibration/tuning process, CAL Control register relevant bit slice is NOT reset to default value.)
2. If different calibrations are ordered, they are performed successively following the priority order defined hereafter.

- Gain has priority over Offset, and Phase
- Offset has priority over Phase.

Indeed, the transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 5.6.12. CAL Control Registers Mailbox (Read Only)

Applies to CAL Control Registers Mailbox A, B, C and D according to CHANNEL SELECTOR register contents.

Table 34. CAL Control Registers Mailbox Register Mapping: address $0 \times 11$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused<12:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  | STATUSI BUSY X |

### 5.6.13. GLOBAL STATUS Register (Read Only)

Applies to GLOBAL STATUS registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 35. GLOBAL STATUS Register Mapping: address 0x12

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { STBY } \\ \text { X } \end{gathered}$ |

Table 36. GLOBAL STATUS Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :--- | :--- | :---: |
| STBY $X$ | 0 | Selected Channel is in standby | 0 |
|  | 1 | Selected Channel is active |  |

EV10AQ190

## EV10AQ190

### 5.6.14. TRIMMER Register

Applies to TRIMMER registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 37. TRIMMER Register Mapping: address $0 \times 13$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  |  |  |  |  |  |  | TRIMMER X <3:0> |  |  |  |

Table 38. TRIMMER Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TRIMMER X } \\ & <3: 0> \end{aligned}$ | 0000 | +10.00 $\Omega$ | $\begin{gathered} 0111 \\ 50 \Omega \end{gathered}$ |
|  | 0001 | +8.34 $\Omega$ |  |
|  | 0010 | +6.77 $\Omega$ |  |
|  | 0011 | +5.29 $\Omega$ |  |
|  | 0100 | +3.89 $\Omega$ |  |
|  | 0101 | +2.57 $\Omega$ |  |
|  | 0110 | +1.31 $\Omega$ |  |
|  | 0111 | +0.11 $\Omega$ |  |
|  | 1000 | -1.03 $\Omega$ |  |
|  | 1001 | -2.12 $\Omega$ |  |
|  | 1010 | -3.15 $\Omega$ |  |
|  | 1011 | -4.14 $\Omega$ |  |
|  | 1100 | -5.09 $\Omega$ |  |
|  | 1101 | -5.99 $\Omega$ |  |
|  | 1110 | -6.86 $\Omega$ |  |
|  | 1111 | -7.69 $\Omega$ |  |

Note: $R=3+(114 /[2+0.06 \times(8 \times$ bit3 $+4 \times$ bit2 $+2 \times$ bit1 $+1 \times$ bit0 $)])-$ the practical results (simulated) are not exactly the ones given above.

Refer to section 5.5 for more information.

### 5.6.15. External Offset Registers

Apply to External Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 39. External Offset Control Register Mapping: address 0x20

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL OFFSET X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 40. External Offset Control Register Description

## EV10AQ190

| Bit label | Value | Description | Default Setting |
| :---: | :--- | :--- | :---: |
| EXTERNAL <br> OFFSET X<9:0> | $0 \times 000$ | Maximum positive offset applied | 0 |
|  | $0 \times 1$ FF | Minimum positive offset applied |  |
|  | $0 \times 200$ | Minimum negative offset applied |  |
|  | $0 \times 3 F F$ | Maximum negative offset applied |  |

Notes 1: Offset variation range: $\sim+/-40 \mathrm{mV}, 1024$ steps (1 step $\sim 0.08 \mathrm{mV} \sim 0.15$ LSB).
2: Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

3: The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 5.6.16. Offset Registers (Read Only)

Apply to Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 41. Offset Control Register Mapping: address $0 \times 21$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | OFFSET X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 42. Offset Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :--- | :--- | :---: |
| OFFSET $X$ <br> $<9: 0>$ | $0 \times 000$ | Maximum positive offset applied |  |
|  | $0 \times 1$ FF | Minimum positive offset applied | $0 \times 200$ |
|  | $0 \times 200$ | Minimum negative offset applied |  |
|  | $0 \times 3 F F$ | Maximum negative offset applied |  |

Notes 1: Offset variation range: $\sim+/-40 \mathrm{mV}, 1024$ steps (1 step $\sim 0.08 \mathrm{mV} \sim 0.15 \mathrm{LSB}$ ).
2: Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

3: The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 5.6.17. External Gain Control Registers

Apply to External Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 43. External Gain Control Register Mapping: address 0x22

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL GAIN X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 44. External Gain Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :--- | :--- | :---: |
| EXTERNAL <br> GAIN X $<9: 0>$ | $0 \times 000$ | Gain shrunk to min accessible value | $0 \times 200$ |
|  | $0 \times 200$ | Gain at Default value (no correction, actual gain follow process <br> scattering) |  |
|  | $\ldots .$. |  |  |

Notes 1: Gain variation range: $\sim+/-10 \%, 1024$ steps (1 step $\sim 0.02 \%$ ).
2: Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

3: The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 5.6.18. Gain Control Registers (Read Only)

Apply to Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 45. Gain Control Register Mapping: address $0 \times 23$

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | GAIN $\mathrm{X}<9: 0>$ (See Notes) |  |  |  |  |  |  |  |  |  |

Table 46. Gain Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :--- | :--- | :---: |
| GAIN $X<9: 0>$ | $0 \times 000$ | Gain shrunk to min accessible value |  |
|  | $0 \times 200$ | Gain at Default value (no correction, actual gain follow process <br> scattering) | $0 \times 200$ <br>  <br>  |
|  | $\ldots .$. |  |  |
|  | $0 \times 3 F F$ | Gain Increased to max accessible value |  |

Notes 1: Gain variation range: $\sim+/-10 \%, 1024$ steps (1 step $\sim 0.02 \%$ ).
2: Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

3: The transfer function of the ADC is given by the following formula transfer function result = offset + (input*gain).

### 5.6.19. External Phase Registers

Apply to Phase Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 47. External Phase Register Mapping: address 0x24

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | EXTERNAL PHASE X <9:0> (See Notes) |  |  |  |  |  |  |  |  |  |

Table 48. External Phase Control Register Description

| Bit label | Value | Description | Default Setting |
| :--- | :--- | :--- | :--- |


| EXTERNAL <br> PHASE $X<9: 0>$ | $0 \times 000$ | $\sim-15$ ps correction on selected channel aperture Delay | $0 \times 200$ <br> Ops correction |
| :--- | :--- | :--- | :--- |
|  | $\ldots .$. |  |  |
|  | $0 \times 3 F F$ | $\sim+15$ ps correction on selected channel aperture Delay |  |

Notes 1: Delay control range for edges of internal sampling clocks: $\sim+/-15 \mathrm{ps}(1$ step $\sim 30 \mathrm{fs})$.
2: Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

### 5.6.20. Phase Registers (Read Only)

Apply to Phase Registers A, B, C and D according to CHANNEL SELECTOR register contents.
Table 49. Phase Register Mapping: address 0x25

| Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | PHASE $\mathrm{X}<9: 0>$ (See Notes) |  |  |  |  |  |  |  |  |  |

Table 50. Phase Control Register Description

| Bit label | Value | Description | Default Setting |
| :---: | :---: | :---: | :---: |
| PHASE X <9:0> | 0x000 | $\sim-15 p s$ correction on selected channel aperture Delay | $0 \times 200$ <br> Ops correction on ADC $X$ aperture Delay |
|  | ..... |  |  |
|  | 0x3FF | $\sim+15$ ps correction on selected channel aperture Delay |  |

Notes 1: Delay control range for edges of internal sampling clocks: $\sim+/-15 \mathrm{ps}(1$ step $\sim 30 \mathrm{fs})$.
2: Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

## EV10AQ190

## 6 Application Information

### 6.1. Bypassing, decoupling and grounding

All power supplies have to be decoupled to ground as close as possible to the signal accesses to the board by $1 \mu \mathrm{~F}$ in parallel to 100 nF .

Figure 15 EV10AQ190 Power supplies Decoupling and grounding Scheme


Note: $\quad \mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCo}}$ planes should be separated but the two power supplies can be reunited by a strap on the board.

Each group of neighboring power supply pins attributed to the same value should be bypassed with at least one pair of 100 pF in parallel to 10 nF capacitors. These capacitors should be placed as close as possible to the power supply package pins.
The minimum required number of pairs of capacitors by power supply type is:

$$
\begin{aligned}
& 25 \text { for } V_{C C} \\
& 2 \text { for } V_{C C D} \\
& 12 \text { for } V_{C C O}
\end{aligned}
$$

Figure 16 EV10AQ190 Power Supplies Bypassing Scheme


Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to $1 \mu \mathrm{~F}$ capacitors.

### 6.2. Analog Inputs (VIN/VINN)

6.2.1. Differential analog input

The analog input can be either DC or AC coupled as described in Figure 17 and Figure 18.
Figure 17 Differential analog input implementation (AC coupled)


Notes: 1. $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D
2. The $50 \Omega$ terminations are on chip.
3. CMIRefAB/CD $=1.6 \mathrm{~V}$.

Figure 18 Differential analog input implementation (DC coupled)


Notes: 1. $\mathrm{X}=\mathrm{A}, \mathrm{B}, \mathrm{C}$ or D
2. The $50 \Omega$ terminations are implemented on-chip and can be fine tuned (TRIMMER register at address $0 \times 13$ )
3. $\mathrm{CMIRef} A B / C D=1.6 \mathrm{~V}$. The Common mode is output on signal CMIRefAB for $A$ and $B$ channels and CMIRefCD for $C$ and $D$ channels.

Note: If some Analog inputs are not used, they can be left unconnected (open).
Example: ADC in 1 channel mode with analog input signal on A channel.
$\rightarrow$ Analog inputs $B, C$ and $D$ can be left unconnected

## EV10AQ190

### 6.3. Clock Inputs (CLK/CLKN)

It is recommended to enter the clock input signal differential mode. Since the clock input common mode is around 1.8 V , we recommend to AC couple the input clock as described in Figure 19.

Figure 19 Differential clock input implementation (AC coupled)


Differential mode is the recommended input scheme.
Single ended input is not recommended due to performance limitations.

### 6.4. Digital Outputs

The digital outputs are LVDS compatible. They have to be $100 \Omega$ differentially terminated.
Figure 20 Differential digital outputs Terminations ( $100 \Omega$ LVDS)


Note: If not used, leave the pins of the differential pair open

## EV10AQ190

### 6.5. Reset Buffer (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least 2 clock cycles to work properly

Figure 21 Reset Buffer (SYNCP, SYNCN)


Note: If not used, leave the pins of the differential pair open

## EV10AQ190

## 7 Package Information

### 7.1. Package outline



### 7.2. EBGA380 Land Pattern Recommendations



### 7.3. Thermal Characteristics

Assumptions:

- No air
- Pure conduction
- No radiation


### 7.3.1. Thermal Characteristics

- Rth Junction -bottom of Balls $=$ TBD ${ }^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - board $=T B D{ }^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction -top of case $=T B D{ }^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - top of case with $50 \mu \mathrm{~m}$ thermal grease $=\mathrm{TBD}{ }^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - ambient (JEDEC standard, $49 \times 49 \mathrm{~mm}^{2}$ board size) $=T B D{ }^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction - ambient ( $180 \times 170 \mathrm{~mm}^{2}$ evaluation board size $)=\mathrm{TBD}^{\circ} \mathrm{C} / \mathrm{W}$


### 7.3.2. Thermal Management Recommendations

In still air and $25^{\circ} \mathrm{C}$ ambient temperature conditions, the maximum temperature for the device soldered on the evaluation board is $\mathrm{TBD}^{\circ} \mathrm{C}$. In this environment, extra cooling is necessary.
In the case of the need of an external thermal management, it is recommended to have an external heatsink on top of the EBGA380 with a thermal resistance of $5^{\circ} \mathrm{C} / \mathrm{W}$ max.

### 7.4. Moisture Characteristics

This device is sensitive to the moisture (MSL3 according to JEDEC standard).
Shelf life in sealed bag: 12 months at $<40^{\circ} \mathrm{C}$ and $<90 \%$ relative humidity (RH).
After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temp. $220^{\circ} \mathrm{C}$ ) must be :

- mounted within 168 hours at factory conditions of $\leq 30^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$, or
- stored at $\leq 20 \% \mathrm{RH}$

Devices require baking, before mounting, if Humidity Indicator is $>20 \%$ when read at $23^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$.
If baking is required, devices may be baked for:

- $\quad 192$ hours at $40^{\circ} \mathrm{C}+5^{\circ} \mathrm{C} /-0^{\circ} \mathrm{C}$ and $<5 \% \mathrm{RH}$ for low temperature device containers, or
- $\quad 24$ hours at $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for high-temperature device containers.


## EV10AQ190

## 8 Ordering Information

Table 51. Ordering information

| Part Number | Package | Temperature Range | Screening Level | Comments |
| :--- | :---: | :---: | :--- | :--- |
| EVX10AQ190TPY | EBGA380 <br> RoHS | Ambient | Prototype |  |
| EV10AQ190TPY-EB | EBGA380 <br> RoHS | Ambient | Prototype | Evaluation board |
| EV10AQ190CTPY | EBGA380 <br> RoHS | Commercial <br> $0^{\circ} \mathrm{C}<\mathrm{Ta}<70^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |
| EV10AQ190VTPY | EBGA380 <br> RoHS | Commercial <br> $-40^{\circ} \mathrm{C}<\mathrm{Ta}<85^{\circ} \mathrm{C}$ | Standard | Contact e2v Sales <br> Office for availability |

## EV10AQ190

## Table of contents

1 Block Diagram ..... 2
2 Description. ..... 2
3 Specifications ..... 6
3.1. Absolute Maximum Ratings .....  6
3.2. Recommended Conditions Of Use .....  6
3.3. Electrical Characteristics for supplies, Inputs and Outputs .....  7
3.4. Converter Characteristics .....  .9
3.5. Transient and Switching Characteristics ..... 11
3.6. Timing Diagrams ..... 12
3.7. Digital Output Coding ..... 16
3.8. Definition of Terms ..... 16
4 Pin Description ..... 19
4.1. Pinout View (Bottom view) ..... 19
4.2. Pinout Table ..... 20
5 Theory Of Operation ..... 28
5.1. Overview ..... 28
5.2. ADC Synchronization Signal (SYNCP, SYNCN). ..... 29
5.3. Digital Scan Mode (SCAN[2:0]) ..... 29
5.4. Die Junction Temperature Monitoring Diode. ..... 30
5.5. Res50 and Res62 ..... 30
5.6. QUAD ADC Digital Interface (SPI) ..... 30
6 Application Information ..... 47
6.1. Bypassing, decoupling and grounding ..... 47
6.2. Analog Inputs (VIN/VINN) ..... 48
6.3. Clock Inputs (CLK/CLKN) ..... 49
6.4. Digital Outputs ..... 49
6.5. Reset Buffer (SYNCP, SYNCN) ..... 50
7 Package Information ..... 51
7.1. Package outline ..... 51
7.2. Thermal Characteristics ..... 53
7.3. Moisture Characteristics ..... 53
8 Ordering Information ..... 54
September version : chip Id $0 \times 0418$ added + trimmer updated + info on ramp mode + land pattern recommendation

